RT8205CGQW datasheet(7/28 Pages) RICHTEK

7 / 28 page

RT8205A/B/C

DS8205A/B/C-06 July 2012

www.richtek.com

is a registered trademark of Richtek Technology Corporation.

Functional Pin Description

ENTRIP1 (Pin 1)

Channel 1 enable and Current Limit setting Input. Connect

resistor to GND to set the threshold for channel 1

synchronous RDS(ON) sense. The GND-PHASE1 current-

limit threshold is 1/10th the voltage seen at ENTRIP1 over

a 0.5V to 2V range. There is an internal 10uA current source

from VREG5 to ENTRIP1. The logic current limit threshold

is default to 200mV value if ENTRIP1 is higher than

VREG5-1V.

FB1 (Pin 2)

SMPS1 Feedback Input. Connect FB1 to VREG5 or GND

for fixed 5V operation. Or connect FB1 to a resistive voltage-

divider from VOUT1 to GND to adjust output from 2V to

5.5V.

REF (Pin 3)

2V Reference Output. Bypass to GND with a 0.22uF

capacitor. REF can source up to 50uA for external loads.

Loading REF degrades FBx and output accuracy according

to the REF load-regulation error.

TONSEL (Pin 4)

Frequency Selectable Input for VOUT1/VOUT2

respectively.

400kHz/500kHz : Connect to VREG5 or VREG3

300kHz/375kHz : Connect to REF

200kHz/250kHz : Connect to GND

FB2 (Pin 5)

SMPS2 Feedback Input. Connect FB2 to VREG5 or GND

for fixed 3.3V operation. Or connect FB2 to a resistive

voltage-divider from VOUT2 to GND to adjust output from

2V to 5.5V.

ENTRIP2 (Pin 6)

Channel 2 enable and Current Limit setting Input. Connect

resistor to GND to set the threshold for channel 2

synchronous RDS(ON) sense. The GND-PHASE2 current-

limit threshold is 1/10th the voltage seen at ENTRIP2 over

a 0.5V to 2V range. There is an internal 10uA current source

from VREG5 to ENTRIP2. The logic current limit threshold

is default to 200mV value if ENTRIP2 is higher than

VREG5-1V.

VOUT2 (Pin 7)

SMPS2 Output Voltage-Sense Input. Connect to the

SMPS2 output. VOUT2 is an input to the on-time one-

shot circuit. It also serves as the SMPS2 feedback input

in fixed-voltage mode.

VREG3 (Pin 8)

3.3V Linear Regulator Output.

BOOT2 (Pin 9)

Boost Flying Capacitor Connection for SMPS2. Connect

to an external capacitor according to the typical application

circuits.

UGATE2 (Pin 10)

High-Side MOSFET Floating Gate-Driver Output for

SMPS2. UGATE2 swings between PHASE2 and BOOT2.

PHASE2 (Pin 11)

Inductor Connection for SMPS2. PHASE2 is the internal

lower supply rail for the UGATE2 high-side gate driver.

PHASE2 is also the current-sense input for the SMPS2.

LGATE2 (Pin 12)

SMPS2 Synchronous-Rectifier Gate-Drive Output.

LGATE2 swings between GND and VREG5.

EN (Pin 13)

Master Enable Input. The REF/VREG5/VREG3 are

enabled if it is within logic high level and disable if it is

less than the logic low level.

SKIPSEL (Pin 14)

Operation Mode Selectable Input.

Ultrasonic Mode : Connect to VREG5 or VREG3

Diode Emulation Mode : Connect to REF

PWM Mode : Connect to GND

RT8205CGQW Datenblatt(PDF) 7 Page - Richtek Technology Corporation

RT8205CGQW Datenblatt(HTML) 7 Page - Richtek Technology Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Datenblatt Download

Link URL