Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

ADV7192 Datenblatt(PDF) 21 Page - Analog Devices

Teilenummer ADV7192
Bauteilbeschribung  Video Encoder with Six 10-Bit DACs, 54 MHz Oversampling and Progressive Scan Inputs
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7192 Datenblatt(HTML) 21 Page - Analog Devices

Back Button ADV7192 Datasheet HTML 17Page - Analog Devices ADV7192 Datasheet HTML 18Page - Analog Devices ADV7192 Datasheet HTML 19Page - Analog Devices ADV7192 Datasheet HTML 20Page - Analog Devices ADV7192 Datasheet HTML 21Page - Analog Devices ADV7192 Datasheet HTML 22Page - Analog Devices ADV7192 Datasheet HTML 23Page - Analog Devices ADV7192 Datasheet HTML 24Page - Analog Devices ADV7192 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 69 page
background image
ADV7192
–21–
REV. 0
XXXXXXX
XXXXXXX
XXXXXXX
XXXXXXX
XXXXXXX
XXXXXXX
XXXXXXX
OFF
0
DIGITAL TIMING SIGNALS SUPPRESSED
TIMING ACTIVE
1
VALID VIDEO
VALID VIDEO
VALID VIDEO
BLACK VALUE
BLACK VALUE WITH SYNC
RESET
DAC D,
DAC E
DAC F
DAC A,
DAC B,
DAC C
MR26
PIXEL_DATA_VALID
DIGITAL TIMING
Figure 37.
RESET Sequence Timing Diagram
COMPOSITE
VIDEO
e.g., VCR
OR CABLE
M
U
X
HSYNC
VSYNC
CLOCK
GREEN/COMPOSITE/Y
BLUE/LUMA/U
ADV7192
P7–P0
SCRESET/RTC/TR
MPEG
DECODER
VIDEO
DECODER
ADV7185
LCC1
P19–P12
RED/CHROMA/V
GREEN/COMPOSITE/Y
BLUE/LUMA/U
RED/CHROMA/V
H/L TRANSITION
COUNT START
LOW
128
RTC
TIME SLOT: 01
14
67 68
NOT USED IN
ADV7192
19
VALID
SAMPLE
INVALID
SAMPLE
FSCPLL INCREMENT
1
8/LINE
LOCKED CLOCK
5 BITS
RESERVED
SEQUENCE
BIT2
RESET
BIT3
RESERVED
4 BITS
RESERVED
21
0
13
14 BITS
RESERVED
0
NOTES:
1FSC PLL INCREMENT IS 22 BITS LONG, VALUE LOADED INTO ADV7192 FSC DDS REGISTER IS FSC PLL INCREMENTS
BITS 21:0 PLUS BITS 0:9 OF SUBCARRIER FREQUENCY REGISTERS. ALL ZEROS SHOULD BE WRITTEN TO THE
SUBCARRIER FREQUENCY REGISTERS OF THE ADV7192.
2SEQUENCE BIT
PAL: 0 = LINE NORMAL, 1 = LINE INVERTED
NTSC: 0 = NO CHANGE
3RESET BIT
RESET ADV7192’s DDS
GLL
Figure 38. RTC Timing and Connections



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com