Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

EP4CE115F23I7N Datenblatt(PDF) 40 Page - Altera Corporation

Teilenummer EP4CE115F23I7N
Bauteilbeschribung  Cyclone IV Device Datasheet
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP4CE115F23I7N Datenblatt(HTML) 40 Page - Altera Corporation

Back Button EP4CE115F23I7N Datasheet HTML 34Page - Altera Corporation EP4CE115F23I7N Datasheet HTML 35Page - Altera Corporation EP4CE115F23I7N Datasheet HTML 36Page - Altera Corporation EP4CE115F23I7N Datasheet HTML 37Page - Altera Corporation EP4CE115F23I7N Datasheet HTML 38Page - Altera Corporation EP4CE115F23I7N Datasheet HTML 39Page - Altera Corporation EP4CE115F23I7N Datasheet HTML 40Page - Altera Corporation EP4CE115F23I7N Datasheet HTML 41Page - Altera Corporation EP4CE115F23I7N Datasheet HTML 42Page - Altera Corporation  
Zoom Inzoom in Zoom Outzoom out
 40 / 42 page
background image
1–40
Chapter 1: Cyclone IV Device Datasheet
Glossary
Cyclone IV Device Handbook,
May 2013
Altera Corporation
Volume 3
T
tC
High-speed receiver and transmitter input and output clock period.
Channel-to-
channel-skew
(TCCS)
High-speed I/O block: The timing difference between the fastest and slowest output edges,
including tCO variation and clock skew. The clock is included in the TCCS measurement.
tcin
Delay from the clock pad to the I/O input register.
tCO
Delay from the clock pad to the I/O output.
tcout
Delay from the clock pad to the I/O output register.
tDUTY
High-speed I/O block: Duty cycle on high-speed transmitter output clock.
tFALL
Signal high-to-low transition time (80–20%).
tH
Input register hold time.
Timing Unit
Interval (TUI)
High-speed I/O block: The timing budget allowed for skew, propagation delays, and data
sampling window. (TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = tC/w).
tINJITTER
Period jitter on the PLL clock input.
tOUTJITTER_DEDCLK
Period jitter on the dedicated clock output driven by a PLL.
tOUTJITTER_IO
Period jitter on the general purpose I/O driven by a PLL.
tpllcin
Delay from the PLL inclk pad to the I/O input register.
tpllcout
Delay from the PLL inclk pad to the I/O output register.
Transmitter
Output
Waveform
Transmitter output waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O
Standards:
tRISE
Signal low-to-high transition time (20–80%).
tSU
Input register setup time.
U
——
Table 1–46. Glossary (Part 4 of 5)
Letter
Term
Definitions
Single-Ended Waveform
Differential Waveform (Mathematical Function of Positive & Negative Channel)
Positive Channel (p) = V
OH
Negative Channel (n) = V
OL
Ground
VOD
V
OD
V
OD
0 V
Vos
p
- n



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com