PIC24FV32KA304 datasheet(36/364 Pages) MICROCHIP

36 / 364 page

 2011-2013 Microchip Technology Inc.

DS39995D-page 36

PIC24FV32KA304 FAMILY

4.1.1

PROGRAM MEMORY

ORGANIZATION

The program memory space is organized in

word-addressable blocks. Although it is treated as

24 bits wide, it is more appropriate to think of each

address of the program memory as a lower and upper

word, with the upper byte of the upper word being

unimplemented. The lower word always has an even

address, while the upper word has an odd address, as

shown in Figure 4-2.

Program memory addresses are always word-aligned

on the lower word, and addresses are incremented or

decremented by two during code execution. This

arrangement also provides compatibility with data

memory space addressing and makes it possible to

access data in the program memory space.

4.1.2

HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between

00000h and 000200h for hard coded program execu-

tion vectors. A hardware Reset vector is provided to

redirect code execution from the default value of the

PC on device Reset to the actual start of code. A GOTO

instruction is programmed by the user at 000000h, with

the actual address for the start of code at 000002h.

PIC24F devices also have two Interrupt Vector Tables,

located from 000004h to 0000FFh and 000104h to

0001FFh. These vector tables allow each of the many

device interrupt sources to be handled by separate

Interrupt Service Routines (ISRs). A more detailed

discussion of the Interrupt Vector Tables (IVT) is

provided in Section 8.1 “Interrupt Vector Table

(IVT)”.

4.1.3

DATA EEPROM

In the PIC24FV32KA304 family, the data EEPROM is

mapped to the top of the user program memory space,

starting at address, 7FFE00, and expanding up to

address, 7FFFFF.

The data EEPROM is organized as 16-bit wide memory

and 256 words deep. This memory is accessed using

table read and write operations similar to the user code

memory.

4.1.4

DEVICE CONFIGURATION WORDS

Table 4-1 provides the addresses of the device

Configuration Words for the PIC24FV32KA304 family.

Their location in the memory map is shown in

Figure 4-1.

For more information on device Configuration Words,

see Section 26.0 “Special Features”.

TABLE 4-1:

DEVICE CONFIGURATION

WORDS FOR PIC24FV32KA304

FAMILY DEVICES

FIGURE 4-2:

PROGRAM MEMORY ORGANIZATION

Configuration Words

Configuration Word

Addresses

FBS

F80000

FGS

F80004

FOSCSEL

F80006

FOSC

F80008

FWDT

F8000A

FPOR

F8000C

FICD

F8000E

FDS

F80010

PC Address

000000h

000002h

000004h

000006h

00000000

Program Memory

‘Phantom’ Byte

(read as ‘0’)

least significant word

most significant word

Instruction Width

000001h

000003h

000005h

000007h

msw

Address

(lsw Address)

PIC24FV32KA304 Datenblatt(PDF) 36 Page - Microchip Technology

PIC24FV32KA304 Datenblatt(HTML) 36 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL