 |
Datenblatt-Suchmaschine für elektronische Bauteile |
|
|
Datenblatt-Suchmaschine für elektronische Bauteile |
|
ADA4700-1ARDZ-R7 Datenblatt(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADA4700-1ARDZ-R7 Datenblatt(HTML) 3 Page - Analog Devices |
|
|
3 / 10 page  Preliminary Technical Data ADA4700-1 Rev. PrB | Page 3 of 10 SPECIFICATIONS VSY = ±50 V ELECTRICAL CHARACTERISTICS VSY = ±50 V, VCM = VSY/2, TA = 25°C, unless otherwise specified. Table 1. Parameter Symbol Test Conditions/Comments Min Typ Max Unit INPUT CHARACTERISTICS Offset Voltage VOS 0.2 2 mV −40°C < TA < +85°C 2.5 mV Offset Voltage Drift ΔVOS/ΔT −40°C < TA < +85°C 2 13 μV/°C Input Bias Current IB 15 30 nA −40°C < TA < +85°C 50 nA Input Offset Current IOS 2 25 nA −40°C < TA < +85°C 30 nA Input Voltage Range IVR −40°C < TA < +85°C (V−) + 3 (V+) − 3 V Common-Mode Rejection Ratio CMRR (V−) + 3 V < VCM < (V+) – 3 V 103 108 dB −40°C < TA < +85°C 103 dB Large Signal Voltage Gain AVO −47 V < VOUT < +47 V, RL = 2kΩ 103 106 dB −40°C < TA < +85°C 100 dB Input Capacitance Common-Mode CINCM TBD pF Differential CINDM TBD pF Input Resistance RIN Common mode and differential mode TBD MΩ OUTPUT CHARACTERISTICS Output Voltage High RL = 10 kΩ to GND 48 48.5 V −40°C < TA < +85°C 47.8 V RL = 2 kΩ to GND 47.5 48 V −40°C < TA < +85°C 47.3 V Output Voltage Low RL = 10 kΩ to GND -48.5 -48 V −40°C < TA < +85°C -47.8 V RL = 2 kΩ to GND −48 -47.5 V −40°C < TA < +85°C -47.3 V Capacitive Load Drive CL AV = +1 TBD nF AV = +10 TBD nF Short Circuit Limit ISC Sourcing and sinking TBD TBD mA Closed-Loop Impedance ZOUT f = 10 MHz, AV = +1 TBD Ω POWER SUPPLY Power Supply Rejection Ratio PSRR VS = ±4.5 V to ±55 V 110 130 dB −40°C to +85°C 110 dB Supply Current per Amplifier ISY VO = VS/2 1.7 2.2 mA −40°C < TA < +85°C 2.4 mA DYNAMIC PERFORMANCE Slew Rate SR V0 = ±45 V step, RL = 2 kΩ, CL = 300 pF 20 V/μs Gain Bandwidth Product GBP VIN = 5 mV p-p, AV = +100 2.5 MHz Unity-Gain Crossover UGC VIN = 5 mV p-p, AV = +1 TBD MHz −3 dB Bandwidth −3 dB VIN = 5 mV p-p, AV = −1 TBD MHz Phase Margin ΦM VIN = 5 mV p-p, RL = 1MΩ, CL = 35 pF; AV = -1 65 Degrees Settling Time to 0.1% tS VIN = 30 V p-p, RL = 10 kΩ, CL = 5 pF, AV = -1 TBD μs Settling Time to 0.01% tS VIN = 30 V p-p, RL = 10 kΩ, CL = 5 pF, AV = -1 TBD μs |
|
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
German ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
