Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

IO130PDB3V2 Datenblatt(PDF) 104 Page - Microsemi Corporation

Teilenummer IO130PDB3V2
Bauteilbeschribung  Military ProASIC3/EL Low Power Flash FPGAs with Flash*Freeze Technology
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

IO130PDB3V2 Datenblatt(HTML) 104 Page - Microsemi Corporation

Back Button IO130PDB3V2 Datasheet HTML 100Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 101Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 102Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 103Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 104Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 105Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 106Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 107Page - Microsemi Corporation IO130PDB3V2 Datasheet HTML 108Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 212 page
background image
Military ProASIC3/EL DC and Switching Characteristics
2-90
Revision 3
B-LVDS/M-LVDS
Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to
high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain
any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive
current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series
terminations for better signal quality and to control voltage swing. Termination is also required at both
ends of the bus since the driver can be located anywhere on the bus. These configurations can be
implemented using the TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations.
Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20
loads. A sample application is given in Figure 2-27. The input and output buffer delays are available in
the LVDS section in Table 2-159 on page 2-88.
Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required
differential voltage, in worst-case Industrial operating conditions, at the farthest receiver: RS =60  and
RT =70 , given Z0 =50  (2") and Zstub =50  (~1.5").
Figure 2-27 • B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers
...
RT
RT
BIBUF_LVDS
R
+
-
T
+
-
R
+
-
T
+
-
D
+
-
EN
EN
EN
EN
EN
Receiver
Transceiver
Receiver
Transceiver
Driver
RS RS
RS RS
RS RS
RS RS
RS RS
Zstub
Zstub
Zstub
Zstub
Zstub
Zstub
Zstub
Zstub
Z0
Z0
Z0
Z0
Z0
Z0
Z0
Z0
Z0
Z0
Z0
Z0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com