| Datenblatt-Suchmaschine für elektronische Bauteile |
|
MPC8360ECVVALDHA Datenblatt(PDF) 88 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8360ECVVALDHA Datenblatt(HTML) 88 Page - Freescale Semiconductor, Inc |
|
88 / 102 page ![]() MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5 88 Freescale Semiconductor QUICC Engine Block PLL Configuration The RCWL[CEVCOD] denotes the QUICC Engine Block PLL VCO internal frequency as shown in this table. NOTE The VCO divider (RCWL[CEVCOD]) must be set properly so that the QUICC Engine block VCO frequency is in the range of 600–1400 MHz. The QUICC Engine block frequency is not restricted by the CSB and core frequencies. The CSB, core, and QUICC Engine block frequencies should be selected according to the performance requirements. 11101 0 × 29 11110 0 × 30 11111 0 × 31 00011 1 × 1.5 00101 1 × 2.5 00111 1 × 3.5 01001 1 × 4.5 01011 1 × 5.5 01101 1 × 6.5 01111 1 × 7.5 10001 1 × 8.5 10011 1 × 9.5 10101 1 × 10.5 10111 1 × 11.5 11001 1 × 12.5 11011 1 × 13.5 11101 1 × 14.5 Note: 1. Reserved modes are not listed. Table 75. QUICC Engine Block PLL VCO Divider RCWL[CEVCOD] VCO Divider 00 4 01 8 10 2 11 Reserved Table 74. QUICC Engine Block PLL Multiplication Factors (continued) RCWL[CEPMF] RCWL[CEPDF] QUICC Engine PLL Multiplication Factor = RCWL[CEPMF]/ (1 + RCWL[CEPDF]) |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |