MP8652 – 15A, 14V, HIGH FREQUENCY STEP-DOWN WITH SYNCHRONOUS GATE DRIVER

MP8652 Rev. 0.9

www.MonolithicPower.com

7

10/26/2009

MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.

© 2009 MPS. All Rights Reserved.

FUNCTION BLOCK DIAGRAM

IN

EN

FB

SW

VCC

BG

GND

PG

BST

REGULATOR

OSCILLATOR

400KHz

DRIVER

CURRENT SENSE

AMPLIFIER

ERROR

AMPLIFIER

CURRENT

LIMIT

COMPARATOR

PWM

COMPARATOR

D

REGULATOR

REFERENCE

--

+

--

+

--

+

S

R

R

Q

Q

COMP

Power

Good

SS/TRK

SYNCOUT

SYNCIN

DRIVER

Figure 2—Functional Block Diagram

OPERATION

The MP8652 is a fixed frequency, synchronous,

step-down switching regulator with an integrated

high-side power MOSFET and a gate driver for a

low-side external MOSFET. It achieves 15A

continuous output current over a wide input

supply range with excellent load and line

regulation. It provides a single highly efficient

solution with current mode control for fast loop

response and easy compensation.

The MP8652 operates in a fixed frequency, peak

current control mode to regulate the output

voltage. A PWM cycle is initiated by the internal

clock. The integrated high-side power MOSFET

is turned on and remains on until its current

reaches the value set by the COMP voltage.

When the power switch is off, it remains off until

the next clock cycle starts. If, in 90% of one PWM

period, the current in the power MOSFET does

not reach the COMP set current value, the power

MOSFET will be forced to turn off.

Error Amplifier

The error amplifier compares the FB pin voltage

with the internal 0.8V reference (REF) and

outputs a current proportional to the difference

between the two. This output current is then used

to

charge

or

discharge

the

external

compensation network to form the COMP voltage,

which is used to control the power MOSFET

current. The optimized external compensation

network minimizes the external component

counts and simplifies the control loop design.

See Application Information for compensation

network design.