ADP1650ACPZ-R7 datasheet(5/32 Pages) AD

5 / 32 page

ADP1650

Rev. C | Page 5 of 32

RECOMMENDED SPECIFICATIONS: INPUT AND OUTPUT CAPACITANCE AND INDUCTANCE

Table 2.

Parameter

Symbol

Conditions

Min

Typ

Max

Unit

CAPACITANCE

CMIN

Input

TA = −40°C to +125°C

4.0

μF

Output

TA = −40°C to +125°C

3.0

μF

MINIMUM AND MAXIMUM INDUCTANCE

TA = −40°C to +125°C

0.6

1.0

1.5

μH

I2C-COMPATIBLE INTERFACE TIMING SPECIFICATIONS

Table 3.

Parameter1

Min

Max

Unit

Description

fSCL

400

kHz

SCL clock frequency

tHIGH

0.6

μs

SCL high time

tLOW

1.3

μs

SCL low time

tSU, DAT

100

Data setup time

tHD, DAT

0.9

μs

Data hold time

tSU, STA

0.6

μs

Setup time for repeated start

tHD, STA

0.6

μs

Hold time for start/repeated start

tBUF

1.3

μs

Bus free time between a stop and a start condition

tSU, STO

0.6

μs

Setup time for stop condition

20 + 0.1 CB2

300

Rise time of SCL and SDA

20 + 0.1 CB2

300

Fall time of SCL and SDA

tSP

Pulse width of suppressed spike

CB2

400

Capacitive load for each bus line

1 Guaranteed by design.

2 CB is the total capacitance of one bus line in picofarads.

SDA

SCL

S = START CONDITION

Sr = REPEATED START CONDITION

P = STOP CONDITION

tLOW

tHD, DAT

tHIGH

tSU, DAT

tSU, STA

tHD, STA

tSP

tSU, STO

tBUF

Figure 3. I2C-Compatible Interface Timing Diagram

ADP1650ACPZ-R7 Datenblatt(PDF) 5 Page - Analog Devices

ADP1650ACPZ-R7 Datenblatt(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datenblatt Download

Link URL