Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AT25DF321A-MH-T Datenblatt(PDF) 4 Page - ATMEL Corporation

Teilenummer AT25DF321A-MH-T
Bauteilbeschribung  32-Mbit 2.7V Minimum Serial Peripheral Interface Serial Flash Memory
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT25DF321A-MH-T Datenblatt(HTML) 4 Page - ATMEL Corporation

  AT25DF321A-MH-T Datasheet HTML 1Page - ATMEL Corporation AT25DF321A-MH-T Datasheet HTML 2Page - ATMEL Corporation AT25DF321A-MH-T Datasheet HTML 3Page - ATMEL Corporation AT25DF321A-MH-T Datasheet HTML 4Page - ATMEL Corporation AT25DF321A-MH-T Datasheet HTML 5Page - ATMEL Corporation AT25DF321A-MH-T Datasheet HTML 6Page - ATMEL Corporation AT25DF321A-MH-T Datasheet HTML 7Page - ATMEL Corporation AT25DF321A-MH-T Datasheet HTML 8Page - ATMEL Corporation AT25DF321A-MH-T Datasheet HTML 9Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 52 page
background image
4
3686D–DFLASH–12/09
Atmel AT25DF321A
3.
Block Diagram
Figure 3-1.
Block Diagram
4.
Memory Array
To provide the greatest flexibility, the memory array of the Atmel
® AT25DF321A can be erased in four levels of granularity
including a full chip erase. In addition, the array has been divided into physical sectors of uniform size, of which each sector
can be individually protected from program and erase operations. The size of the physical sectors is optimized for both code
and data storage applications, allowing both code and data segments to reside in their own isolated regions. The Memory
Architecture Diagram illustrates the breakdown of each erase level as well as the breakdown of each physical sector.
Figure 2-1.
8-SOIC (Top View)
Figure 2-2.
8-UDFN (Top View)
CS
SO (SOI)
WP
GND
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI (SIO)
CS
SO (SOI)
WP
GND
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI (SIO)
FLASH
MEMORY
ARRAY
Y-GATING
CS
SCK
SO (SOI)
SI (SIO)
Y-DECODER
X-DECODER
I/O BUFFERS
AND LATCHES
CONTROL AND
PROTECTION LOGIC
SRAM
DATA BUFFER
WP
INTERFACE
CONTROL
AND
LOGIC
HOLD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com