| Datenblatt-Suchmaschine für elektronische Bauteile |
|
AT25DF321A-MH-T Datenblatt(PDF) 4 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT25DF321A-MH-T Datenblatt(HTML) 4 Page - ATMEL Corporation |
|
4 / 52 page ![]() 4 3686D–DFLASH–12/09 Atmel AT25DF321A 3. Block Diagram Figure 3-1. Block Diagram 4. Memory Array To provide the greatest flexibility, the memory array of the Atmel ® AT25DF321A can be erased in four levels of granularity including a full chip erase. In addition, the array has been divided into physical sectors of uniform size, of which each sector can be individually protected from program and erase operations. The size of the physical sectors is optimized for both code and data storage applications, allowing both code and data segments to reside in their own isolated regions. The Memory Architecture Diagram illustrates the breakdown of each erase level as well as the breakdown of each physical sector. Figure 2-1. 8-SOIC (Top View) Figure 2-2. 8-UDFN (Top View) CS SO (SOI) WP GND 1 2 3 4 8 7 6 5 VCC HOLD SCK SI (SIO) CS SO (SOI) WP GND 1 2 3 4 8 7 6 5 VCC HOLD SCK SI (SIO) FLASH MEMORY ARRAY Y-GATING CS SCK SO (SOI) SI (SIO) Y-DECODER X-DECODER I/O BUFFERS AND LATCHES CONTROL AND PROTECTION LOGIC SRAM DATA BUFFER WP INTERFACE CONTROL AND LOGIC HOLD |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |