 |
Datenblatt-Suchmaschine für elektronische Bauteile |
|
|
Datenblatt-Suchmaschine für elektronische Bauteile |
|
ADS8341 Datenblatt(PDF) 4 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADS8341 Datenblatt(HTML) 4 Page - Texas Instruments |
|
|
4 / 25 page  ADS8341 4 SBAS136D ELECTRICAL CHARACTERISTICS: +2.7V At TA = –40°C to +85°C, +VCC = +2.7V, VREF = +2.5V, fSAMPLE = 100kHz, and fCLK = 24 • fSAMPLE = 2.4MHz, unless otherwise noted. ADS8341E, P ADS8341EB, PB ✻ Same specifications as ADS8341E. NOTES: (1) LSB means Least Significant Bit. With VREF equal to +5.0V, one LSB is 76µV. (2) First five harmonics of the test frequency. (3) Auto power-down mode (PD1 = PD0 = 0) active or SHDN = GND. PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS RESOLUTION 16 ✻ BITS ANALOG INPUT Full-Scale Input Span Positive Input - Negative Input 0 VREF ✻✻ V Absolute Input Range Positive Input –0.2 +VCC +0.2 ✻✻ V Negative Input –0.2 +0.2 ✻✻ V Capacitance 25 ✻ pF Leakage Current ±1 ✻ µA SYSTEM PERFORMANCE No Missing Codes 14 15 Bits Integral Linearity Error ±12 ±8LSB Offset Error ±1 ±0.5 mV Offset Error Match 1.2 4.0 ✻✻ LSB Gain Error ±0.05 ±0.0024 % of FSR Gain Error Match 1.0 4.0 ✻✻ LSB Noise 20 ✻ µVrms Power-Supply Rejection +2.7 < VCC < +3.3V 3 ✻ LSB(1) SAMPLING DYNAMICS Conversion Time 16 ✻ Clk Cycles Acquisition Time 4.5 ✻ Clk Cycles Throughput Rate 100 ✻ kHz Multiplexer Settling Time 500 ✻ ns Aperture Delay 30 ✻ ns Aperture Jitter 100 ✻ ps Internal Clock Frequency SHDN = VDD 2.4 ✻ MHz External Clock Frequency 0.024 2.4 ✻✻ MHz When Used with Internal Clock 0.024 2.0 ✻✻ MHz Data Transfer Only 0 2.4 ✻✻ MHz DYNAMIC CHARACTERISTICS Total Harmonic Distortion(2) VIN = 2.5Vp-p at 10kHz –90 ✻ dB Signal-to-(Noise + Distortion) VIN = 2.5Vp-p at 10kHz 86 ✻ dB Spurious-Free Dynamic Range VIN = 2.5Vp-p at 10kHz 92 ✻ dB Channel-to-Channel Isolation VIN = 2.5Vp-p at 50kHz 100 ✻ dB REFERENCE INPUT Range 0.5 +VCC ✻✻ V Resistance DCLK Static 5 ✻ G Ω Input Current 13 40 ✻✻ µA fSAMPLE = 12.5kHz 2.5 ✻ µA DCLK Static 0.001 3 ✻✻ µA DIGITAL INPUT/OUTPUT Logic Family CMOS ✻ Logic Levels VIH | IIH | ≤ +5µA+VCC • 0.7 5.5 ✻✻ V VIL | IIL | ≤ +5µA –0.3 +0.8 ✻✻ V VOH IOH = –250µA+VCC • 0.8 ✻ V VOL IOL = 250µA 0.4 ✻ V Data Format Straight Binary ✻ POWER SUPPLY REQUIREMENTS +VCC Specified Performance 2.7 3.6 ✻✻ V Quiescent Current 1.2 1.85 ✻✻ mA fSAMPLE = 12.5kHz 220 µA Power-Down Mode(3), CS = +VCC 3 ✻ µA Power Dissipation 3.2 5 ✻ mW TEMPERATURE RANGE Specified Performance –40 +85 ✻✻ °C |
|
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
German ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
