74HCT32 datasheet(7/17 Pages) PHILIPS

7 / 17 page

74HC_HCT32

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5 — 4 September 2012

7 of 17

NXP Semiconductors

74HC32; 74HCT32

Quad 2-input OR gate

[1]

tpd is the same as tPHL and tPLH.

[2]

tt is the same as tTHL and tTLH.

[3]

CPD is used to determine the dynamic power dissipation (PD in W):

PD =CPD  VCC2  fi  N+  (CL  VCC2  fo) where:

fi = input frequency in MHz;

fo = output frequency in MHz;

CL = output load capacitance in pF;

VCC = supply voltage in V;

N = number of inputs switching;

 (C

L  VCC

 f

o) = sum of outputs.

11. Waveforms

74HCT32

tpd

propagation delay

nA, nB to nY; see Figure 6

[1]

VCC = 4.5 V

VCC = 5.0 V; CL =15pF

transition time

VCC = 4.5 V; see Figure 6

[2]

CPD

power dissipation

capacitance

per package;

VI =GND to VCC  1.5 V

[3]

-28-

Table 7.

Dynamic characteristics

GND = 0 V; CL = 50 pF; for load circuit see Figure 7.

Symbol Parameter

Conditions

C

40 C to +125 C Unit

Min

Typ

Max

(85

C)

Max

(125

C)

Measurement points are given in Table 9.

VOL and VOH are typical voltage output levels that occur with the output load.

Fig 6.

Input to output propagation delays

*1'

92+

92/

Q< RXWSXW

DDD

W3+/

W7+/

W7/+

W3/+

Q$Q%LQSXW

Table 8.

Measurement points

Type

Input

Output

74HC32

0.5VCC

0.1VCC

0.9VCC

74HCT32

1.3 V

0.1VCC

0.9VCC

74HCT32 Datenblatt(PDF) 7 Page - NXP Semiconductors

74HCT32 Datenblatt(HTML) 7 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

Datenblatt Download

Link URL