Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD7853 Datenblatt(PDF) 27 Page - Analog Devices

Teilenummer AD7853
Bauteilbeschribung  3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7853 Datenblatt(HTML) 27 Page - Analog Devices

Back Button AD7853_15 Datasheet HTML 23Page - Analog Devices AD7853_15 Datasheet HTML 24Page - Analog Devices AD7853_15 Datasheet HTML 25Page - Analog Devices AD7853_15 Datasheet HTML 26Page - Analog Devices AD7853_15 Datasheet HTML 27Page - Analog Devices AD7853_15 Datasheet HTML 28Page - Analog Devices AD7853_15 Datasheet HTML 29Page - Analog Devices AD7853_15 Datasheet HTML 30Page - Analog Devices AD7853_15 Datasheet HTML 31Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 34 page
background image
REV. B
–27–
AD7853/AD7853L
CONFIGURING THE AD7853/AD7853L
AD7853/AD7853L as a Read-Only ADC
The AD7853/AD7853L contains fourteen on-chip registers
which can be accessed via the serial interface. In the majority of
applications it will not be necessary to access all of these regis-
ters. Figure 38 outlines a flowchart of the sequence which is
used to configure the AD7853/AD7853L as a Read-Only ADC.
In this case there is no writing to the on-chip registers and only
the conversion result data is read from the part. Interface Mode
1 cannot be used in this case as it is necessary to write to the
control register to set Interface Mode 1. Here the CLKIN signal
is applied directly after power-on, the CLKIN signal must be
present to allow the part to perform a calibration. This auto-
matic calibration will be completed approximately 32 ms after
the AD7853 has powered up (4 MHz CLK).
SERIAL
INTERFACE
MODE
?
POWER-ON, APPLY CLKIN SIGNAL,
WAIT FOR AUTOMATIC CALIBRATION
DIN CONNECTED TO DGND
NO
YES
START
WAIT FOR BUSY SIGNAL
TO GO LOW
PULSE
CONVST PIN
READ
DATA
DURING
CONVERSION
?
WAIT APPROXIMATLY 200ns
AFTER
CONVST RISING EDGE
APPLY
SYNC (IF REQUIRED), SCLK AND READ
CONVERSION RESULT ON DOUT PIN
PULSE
CONVST PIN
SYNC AUTOMATICALLY GOES LOW
AFTER
CONVST RISING EDGE
SCLK AUTOMATICALLY ACTIVE, READ
CONVERSION RESULT ON DOUT PIN
4, 5
2, 3
Figure 40. Flowchart for Setting Up and Reading from the AD7853/AD7853L



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com