| Datenblatt-Suchmaschine für elektronische Bauteile |
|
AN594 Datenblatt(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN594 Datenblatt(HTML) 21 Page - STMicroelectronics |
|
21 / 28 page ![]() Direct LCD Drive 21/28 ANNEX 2: Software of the ST6265x based application (Continued) ret ;*********************************************************************** ;* END OF MAIN INITIALIZATION ;*********************************************************************** ;************************************************************************ ;* MAIN TASK EXAMPLE : ACQUISITION OF USER SPEED REFERENCE DUTY0 * ;* * ;* duty0 is a user reference that can vary from 0 to 255d * ;************************************************************************ DUTY0 jrr 2,pb,slower ; if PB2=0,then slower ; priority on slower jrr 3,pb,faster ; if PB3=0,then faster ; else continue ret ; if PB2 & PB3 are high; then continue slower ld a,duty0 cpi a,000h jumpz retour ld a,counter1 addi a,01h ld counter1,a jumpnc retour dec duty0 ; increment duty cycle ret faster ld a,duty0 cpi a,0ffh jrz retour ld a,counter1 addi a,01h ld counter1, a jrnc retour inc duty0 ; decrement duty cycle retour ret ;*********************************************************************** ;* end subroutine get_dut0 ;*********************************************************************** ;*********************************************************************** ;* DUPLEXED LCD DRIVER INTERRUPT SUBROUTINE ;* ;* task : generate alternative signals of LCD backplanes control ;* drive the segments of LCD through port a ;* calculate duration of each LCD phase ;* ;*********************************************************************** LCD_LP ldi wdt,0ffh ; hello watchdog ; ld AUX1, a ; | ; ld a, x ; | save context of main task (if needed) ; ld AUX3, a ; | ; ldi tscr1,00h ; timer stop (if needed) ldi tcr1 , FASTIM ; LCD phase duration calculation ldi tscr1, 07fh ; timer initialization ;************************************************************************ ;* LCD phase generation can be here synchronized by other clock system. ;* for instance : mains voltage synchronization or external clock ;************************************************************************ jrr 0,LCDCTL,LOOP1 ; determine phase1 operation |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |