Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LTC1418IG Datenblatt(PDF) 26 Page - Linear Technology

Teilenummer LTC1418IG
Bauteilbeschribung  Low Power, 14-Bit, 200ksps ADC with Serial and Parallel I/O
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC1418IG Datenblatt(HTML) 26 Page - Linear Technology

Back Button LTC1418IG Datasheet HTML 20Page - Linear Technology LTC1418IG Datasheet HTML 21Page - Linear Technology LTC1418IG Datasheet HTML 22Page - Linear Technology LTC1418IG Datasheet HTML 23Page - Linear Technology LTC1418IG Datasheet HTML 24Page - Linear Technology LTC1418IG Datasheet HTML 25Page - Linear Technology LTC1418IG Datasheet HTML 26Page - Linear Technology LTC1418IG Datasheet HTML 27Page - Linear Technology LTC1418IG Datasheet HTML 28Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 26 / 28 page
background image
26
LTC1418
APPLICATIONS INFORMATION
PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.
G28 SSOP 0694
0.005 – 0.009
(0.13 – 0.22)
0
° – 8°
0.022 – 0.037
(0.55 – 0.95)
0.205 – 0.212**
(5.20 – 5.38)
0.301 – 0.311
(7.65 – 7.90)
12 3
4
5
6 7 8
9 10 11 12
14
13
0.397 – 0.407*
(10.07 – 10.33)
25
26
22 21 20 19 18 17 16 15
23
24
27
28
0.068 – 0.078
(1.73 – 1.99)
0.002 – 0.008
(0.05 – 0.21)
0.0256
(0.65)
BSC
0.010 – 0.015
(0.25 – 0.38)
DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
*
**
G Package
28-Lead Plastic SSOP (0.209)
(LTC DWG # 05-08-1640)
allows the user to synchronize the A/D conversion to an
external clock either to have precise control of the internal
bit test timing or to provide a precise conversion time. As in
Figure 24, this mode works when the SCLK frequency is
very low (less than 30kHz). However, the external conver-
sion clock must be between 30kHz and 4.5MHz to maintain
accuracy. If more than 16 SCLKs are provided, more zeros
will be filled in after the data word indefinitely. To select the
external conversion clock tie EXT/INT high. The external
SCLK is applied to SCLK. RD can be used to gate the external
SCLK such that data will clock only after RD goes low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com