8 of 13

RFSA2524

DS120706

7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical

support, contact RFMD at (+1) 336-678-5570 or customerservice@rfmd.com.

Serial Port Interface

Truth Table

SPI Timing Diagram

Programming Example - 5-Bit

Control Bits

Relative Gain

Setting

C16

C8C4

C2C1

11

11

1

Max gain

11

11

0

-1dB

11

10

1

-2dB

11

01

1

-4dB

10

11

1

-8dB

01

11

1

-16dB

00

00

0

-31dB

SPI Timing Diagram Specifications

Parameter

Limit

Unit

Comment

Logic Voltage Levels

t1

25

MHz max

CLK Frequency

State

Logic

t2

20

ns min

CLK High

Low

0V to 0.8V

t3

20

ns min

CLK Low

High

2.0V to 5.0V

t4

5

ns min

DATA to CLK Setup Time

t5

5

ns min

DATA to CLK Hold Time

Power-up Programming Truth Table

t6

30

ns min

Data Valid

PUP

Attenuator Setting

t7

5

ns min

LE to CLK Setup Time

Low

Attenuation at max, 31dB

t8

5

ns min

CLK to LE Setup Time

High

Attenuation at min, 0dB

t9

10

ns min

LE Pulse Width

t10

20

ns max

Output Set

CLK

DATA

t6

LE

t1

t2

t3

t4

t5

t7

t8

DOUT

t9

t10

MSB

D4

D3

D2

D0

D1

CLK

DATA

LE

LSB