S1701 datasheet(33/71 Pages) SII

33 / 71 page

HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR WITH RESET FUNCTION

Rev.3.1_00

S-1701 Series

Seiko Instruments Inc.



Standard Circuit

1. S-1701 Series A/B/C/D/E/F/G/H/J/K/L/M types

VSS

VDOUT

ON/OFF

VIN

CIN

Input

VD output

GND

Single GND

VOUT

VR output

*1. CIN is a capacitor for stabilizing the input.

*2. A ceramic capacitor of 1.0

μF or more can be used for CL.

Figure 26

2. S-1701 Series N/P/Q/R/S/T/U/V/W/X/Y/Z types

VSS

VDOUT

(SENSE)

VIN

CIN

Input

VD output

GND

Single GND

VOUT

VR output

*1. CIN is a capacitor for stabilizing the input.

*2. A ceramic capacitor of 1.0

μF or more can be used for CL.

*3. U/V/W/X/Y/Z types of S-1701 series are no connection.

Figure 27

Caution The above connection diagrams and constants will not guarantee successful operation. Perform

thorough evaluation using the actual application to set the constants.



Condition of Application

Input capacitor (CIN):

1.0

μF or more

Output capacitor (CL):

1.0

μF or more

ESR of output capacitor: 10

Ω or less

Caution Generally a series regulator may cause oscillation, depending on the selection of external parts.

Check that no oscillation occurs in an application that uses the above capacitor.

S1701 Datenblatt(PDF) 33 Page - Seiko Instruments Inc

S1701 Datenblatt(HTML) 33 Page - Seiko Instruments Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datenblatt Download

Link URL