| Datenblatt-Suchmaschine für elektronische Bauteile |
|
GP2021 Datenblatt(PDF) 16 Page - Mitel Networks Corporation |
|
|
|||||||||||||||||||||||||||||
GP2021 Datenblatt(HTML) 16 Page - Mitel Networks Corporation |
|
16 / 62 page ![]() 16 GP2021 WREN READ NCS A<9:2> D<15:0> Read Read Read Write Delayed Write Delayed Read NOTE: OP and IP are with respect to the GP2021. OP denotes a GP2021 Output, IP denotes a processor output. OP OP IP OP OP IP 300ns (314ns) 300ns (314ns) Fig.13 Correlator Bus Timing - Write to Write and Write to Read Timings ARM60 GP2021 Memory NRAM NROM NEEPROM NSPARE_CS NW<3:0> NRD D<15:0> A<9:2> A<19:10> DBE ARM_ALE MCLK NRW NMREQ NBW D<15:0> A<9:2> A<22:20>, A<1:0> NOPC ABORT A<19:10> (NRESET_OP, ACCUM_INT and MEAS_INT not shown) Fig.14 ARM System Mode Note that the exact number of wait states which need to be inserted after a correlator write is not fixed. If the processor were to perform a correlator write then spend 400ns accessing a different peripheral, subsequent correlator reads and writes would incur no additional delay. It is anticipated that correlator wait states will be generated by either one or two external counters, preset on the falling edge of a correlator write, and which then count down to zero. Only once the counter has reached zero may the next correlator access either complete (write) or start (read). A series of correlator reads and writes are shown in Fig.13. |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |