LM71

1

2

3

4

5

CS

GND

SI/O

SC

V

+

LM71

1

2

3

4

6

CS

GND

SI/O

SC

V

+

5

GND

LM71, LM71-Q1

SNIS125D – MARCH 2004 – REVISED MARCH 2013

www.ti.com

Connection Diagram

Figure 1. 5-Pin SOT-23

Figure 2. 6-Pin WSON No Pull-Back

See Package Number DBV

See Package Number NGG0006A

PIN DESCRIPTIONS

Label

Pin Number

Function

Typical Connection

SOT-23-5

WSON-6

CS

1

4

Chip Select input

From controller

GND

2

2, 5

Power Supply Ground

Connect all GND Pins to ground

Slave Input/Output - Serial bus bi-directional

SI/O

3

3

From and to controller

data line. Shmitt trigger input.

Slave Clock - Serial bus clock Shmitt trigger

SC

4

1

From controller

input line

DC voltage from 2.65V to 5.5V. Bypass with

5

6

Positive Supply Voltage Input

a 0.1

μF ceramic capacitor.

Typical Application

Figure 3. COP Microcontroller Interface

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

2

Submit Documentation Feedback

Copyright © 2004–2013, Texas Instruments Incorporated

Product Folder Links: LM71 LM71-Q1