Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AS3630 Datenblatt(PDF) 13 Page - ams AG

Teilenummer AS3630
Bauteilbeschribung  8A Supercap Flash Driver
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3630 Datenblatt(HTML) 13 Page - ams AG

Back Button AS3630 Datasheet HTML 9Page - ams AG AS3630 Datasheet HTML 10Page - ams AG AS3630 Datasheet HTML 11Page - ams AG AS3630 Datasheet HTML 12Page - ams AG AS3630 Datasheet HTML 13Page - ams AG AS3630 Datasheet HTML 14Page - ams AG AS3630 Datasheet HTML 15Page - ams AG AS3630 Datasheet HTML 16Page - ams AG AS3630 Datasheet HTML 17Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 72 page
background image
8A Supercap Flash Driver
AS3630 – 13
tDEBTXMASK
debounce timer
TXMASK/TORCH input in TXMask
mode - see “TXMASK” on page 28
2.1
μs
I²C Mode Timings (page 14 )
fSCLK
SCL Clock
Frequency
0400
kHz
tBUF
Bus Free Time
Between a STOP
and START
Condition
1.3
μs
tHD:STA
Hold Time
(Repeated) START
Condition4
0.6
μs
tLOW
LOW Period of
SCL Clock
1.3
μs
tHIGH
HIGH Period of
SCL Clock
0.6
μs
tSU:STA
Setup Time for a
Repeated START
Condition
0.6
μs
tHD:DAT
Data Hold Time5
00.9
μs
tSU:DAT
Data Setup Time6
100
μs
tR
Rise Time of Both
SDA and SCL
Signals
20 +
0.1CB
300
ns
tF
Fall Time of Both
SDA and SCL
Signals
20 +
0.1CB
300
ns
tSU:STO
Setup Time for
STOP Condition
0.6
μs
CB
Capacitive Load
for Each Bus Line
CB — total capacitance of one bus
line in pF
400
pF
CI/O
I/O Capacitance
(SDA, SCL)
10
pF
1. In pre-charge the Supercap is always charged close to VVIN; therefore VSUPERCAP_EOC ≥ VVIN is possible
2. In order to reduce the total charging time of the Supercap, it is recommended to keep the Supercap pre-charged at VIN (can be enabled/dis-
able by mode_setting)
3. Due to slope compensation of the current limit, the current limit changes with duty cycle
4. After this period, the first clock pulse is generated.
5. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIHMIN of the SCL signal) to bridge the unde-
fined region of the falling edge of SCL.
6. A fast-mode device can be used in a standard-mode system, but the requirement tSU:DAT = to 250ns must then be met. This is automatically
the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it
must output the next data bit to the SDA line tR max + tSU:DAT = 1000 + 250 = 1250ns before the SCL line is released.
Symbol
Parameter
Conditions
Min
Typ
Max
Units



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com