TAS5731MPHPR datasheet(45/81 Pages) TI1

45 / 81 page

TAS5731M

www.ti.com

SLOS838C – JULY 2013 – REVISED AUGUST 2015

Table 3. Serial Control Interface Register Summary (continued)

NO. OF

SUBADDRESS

CONTENTS(1)

INITIALIZATION VALUE

BYTES

0x5E

pseudo_ch2 BQ[0]

u[31:26], b0[25:0]

0x0080 0000

u[31:26], b1[25:0]

0x0000 0000

u[31:26], b2[25:0]

0x0000 0000

u[31:26], a1[25:0]

0x0000 0000

u[31:26], a2[25:0]

0x0000 0000

0x5F

Reserved(2)

0x60

Channel 4 (subchannel)

Ch 4 output mixer[1]

0x0000 0000

output mixer

Ch 4 output mixer[0]

0x0080 0000

0x61

Channel 4 (subchannel)

Ch 4 input mixer[1]

0x0040 0000

input mixer

Ch 4 input mixer[0]

0x0040 0000

0x62

IDF post scale

Post-IDF attenuation register

0x0000 0080

0x63–0xF7

Reserved(2)

0x0000 0000

0xF8

Device address enable

Write F9 A5 A5 A5 in this register to enable write to

0x0000 0000

device address update (0xF9)

0xF9

Device address Update

u[31:8], New Dev Id[7:1] , ZERO[0] (New Dev Id

0X0000 0036

(7:1) defines the new device address

0xFA–0xFF

Reserved(2)

0x0000 0000

All DAP coefficients are 3.23 format unless specified otherwise.

Submit Documentation Feedback

Product Folder Links: TAS5731M

TAS5731MPHPR Datenblatt(PDF) 45 Page - Texas Instruments

TAS5731MPHPR Datenblatt(HTML) 45 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Datenblatt Download

Link URL