| Datenblatt-Suchmaschine für elektronische Bauteile |
|
USB3613 Datenblatt(PDF) 11 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
USB3613 Datenblatt(HTML) 11 Page - Microchip Technology |
|
11 / 57 page ![]() USB 2.0 Hi-Speed 3-Port Hub Controller Optimized for Portable Applications Datasheet 2014 Microchip Technology Inc. DS00001714A-page 11 3.1 Ball Descriptions This section provides a detailed description of each ball. The signals are arranged in functional groups according to their associated interface. The “_N” symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. For example, RESET_N indicates that the reset signal is active low. When “_N” is not present after the signal name, the signal is asserted when at the high voltage level. The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of “active low” and “active high” signals. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive. Note: The buffer type for each signal is indicated in the BUFFER TYPE column of Table 3.1. A description of the buffer types is provided in Section 3.3. Table 3.1 Ball Descriptions NUM BALLS NAME SYMBOL BUFFER TYPE DESCRIPTION USB/HSIC INTERFACES 1 Upstream HSIC Data (Flex Port 0) DATA0 HSIC Upstream HSIC Port 0 DATA signal. Note: The upstream Port 0 signals can be optionally swapped with the downstream Port 1 signals. 1 Upstream HSIC Strobe (Flex Port 0) STRB0 HSIC Upstream HSIC Port 0 STROBE signal. Note: The upstream Port 0 signals can be optionally swapped with the downstream Port 1 signals. 1 Downstream USB D+ (Swap Port 1) DP1 AIO Downstream USB Port 1 D+ data signal. Note: The downstream Port 1 signals can be optionally swapped with the upstream Port 0 signals. 1 Downstream USB D- (Swap Port 1) DM1 AIO Downstream USB Port 1 D- data signal. Note: The downstream Port 1 signals can be optionally swapped with the upstream Port 0 signals. 1 Downstream USB D+ (Port 2) DP2 AIO Downstream USB Port 2 D+ data signal. 1 Downstream USB D- (Port 2) DM2 AIO Downstream USB Port 2 D- data signal. 1 Downstream HSIC Data (Port 3) DATA3 HSIC Downstream HSIC Port 3 DATA signal. 1 Downstream HSIC Strobe (Port 3) STRB3 HSIC Downstream HSIC Port 3 STROBE signal. |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |