Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

C161PI Datenblatt(PDF) 59 Page - Infineon Technologies AG

Teilenummer C161PI
Bauteilbeschribung  16-Bit Single-Chip Microcontroller
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C161PI Datenblatt(HTML) 59 Page - Infineon Technologies AG

Back Button C161PI Datasheet HTML 55Page - Infineon Technologies AG C161PI Datasheet HTML 56Page - Infineon Technologies AG C161PI Datasheet HTML 57Page - Infineon Technologies AG C161PI Datasheet HTML 58Page - Infineon Technologies AG C161PI Datasheet HTML 59Page - Infineon Technologies AG C161PI Datasheet HTML 60Page - Infineon Technologies AG C161PI Datasheet HTML 61Page - Infineon Technologies AG C161PI Datasheet HTML 62Page - Infineon Technologies AG C161PI Datasheet HTML 63Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 82 page
background image
&3,
Data Sheet
57
1999-07
AC Characteristics
Multiplexed Bus (Reduced Supply Voltage Range)
(Operating Conditions apply)
ALE cycle time = 6 TCL + 2
W
A + WC + WF (150 ns at 20 MHz CPU clock without waitstates)
Parameter
Symbol
Max. CPU Clock
= 20 MHz
Variable CPU Clock
1 / 2TCL = 1 to 20 MHz
Unit
min.
max.
min.
max.
ALE high time
W
5
CC
11 +
W
A
–
TCL - 14
+
W
A
–ns
Address setup to ALE
W
6
CC
5 +
W
A
–
TCL - 20
+
W
A
–ns
Address hold after ALE
W
7
CC
15 +
W
A
–
TCL - 10
+
W
A
–ns
ALE falling edge to RD,
WR (with RW-delay)
W
8
CC
15 +
W
A
–
TCL - 10
+
W
A
–ns
ALE falling edge to RD,
WR (no RW-delay)
W
9
CC
-10 +
W
A
–
-10 +
W
A
–ns
Address float after RD,
WR (with RW-delay)
W
10
CC
–
6
–6ns
Address float after RD,
WR (no RW-delay)
W
11
CC
–
31
–
TCL + 6
ns
RD, WR low time
(with RW-delay)
W
12
CC
34 +
W
C
–
2TCL - 16
+
W
C
–ns
RD, WR low time
(no RW-delay)
W
13
CC
59 +
W
C
–
3TCL - 16
+
W
C
–ns
RD to valid data in
(with RW-delay)
W
14
SR
–
22 +
W
C
–
2TCL - 28
+
W
C
ns
RD to valid data in
(no RW-delay)
W
15
SR
–
47 +
W
C
–
3TCL - 28
+
W
C
ns
ALE low to valid data in
W
16
SR
–
49 +
W
A
+
W
C
–
3TCL - 30
+
W
A + WC
ns
Address to valid data in
W
17
SR
–
57 + 2
W
A
+
W
C
–
4TCL - 43
+ 2
W
A + WC
ns
Data hold after RD
rising edge
W
18
SR
0
–
0–ns
Data float after RD
W
19
SR
–
36 +
W
F
–
2TCL - 14
+
W
F
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com