AD9262EBZ datasheet(7/32 Pages) AD

7 / 32 page

AD9262

Rev. A | Page 7 of 32

SWITCHING SPECIFICATIONS

All power supplies set to 1.8 V, 640 MHz sample rate, 0.5 V internal reference, PLL disabled, 40 MSPS output data rate, AIN = −2.0 dBFS

unless otherwise noted.

Table 5.

Parameter1

Temp

Min

Typ

Max

Unit

CLOCK INPUT (USING CLOCK MULTIPLIER)

Conversion Rate

Full

160

MSPS

CLK± Period

Full

6.25

CLK± Duty Cycle

Full

CLOCK INPUT (DIRECT CLOCKING)

Conversion Rate

Full

608

640

672

MSPS

CLK± Period

Full

1.49

1.5625

1.64

CLK± Duty Cycle

Full

DATA OUTPUT PARAMETERS

Output Data Rate

Full

160

MSPS

DCO to Data Skew (tSKEW)2

Full

Sample Latency3

Full

960

Cycles4

WAKE-UP TIME5

Power-Down Power

Full

μs

Standby Power

Full

μs

Sleep Power

Full

μs

OUT-OF-RANGE RECOVERY TIME3

Full

960

Cycles4

SERIAL PORT INTERFACE6

SCLK Period

Full

SCLK Pulse Width High Time (tSHIGH)

Full

SCLK Pulse Width Low Time (tSLOW)

Full

SDIO to SCLK Setup Time (tSDS)

Full

SDIO to SCLK Hold Time (tSDH)

Full

CSB to SCLK Setup Time (tSS)

Full

CSB to SCLK Hold Time (tSH)

Full

1 See the AN-83 5 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions.

2 Data skew is measured from DCO 50% transition to data (D0x to D15x) 50% transition, with 5 pF load.

3 Typical measured value for the AD9262BCPZ-10. For the AD9262BCPZ-5 and the AD9262BCPZ, typical values double and quadruple the number of cycles, respectively.

4 Cycles refers to modulator clock cycles.

5 Wake-up time is dependent on the value of the decoupling capacitor, value shown with 10uF capacitor on VREF and CFILT.

6 See Figure 60 and the Serial Port Interface (SPI) section.

Timing Diagram

DCO

D0x TO D15x

tSKEW

Figure 2. Timing Diagram

AD9262EBZ Datenblatt(PDF) 7 Page - Analog Devices

AD9262EBZ Datenblatt(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datenblatt Download

Link URL