Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ADE3700X Datenblatt(PDF) 45 Page - STMicroelectronics

Teilenummer ADE3700X
Bauteilbeschribung  Analog LCD Display Engine for XGA and SXGA Resolutions
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ADE3700X Datenblatt(HTML) 45 Page - STMicroelectronics

Back Button ADE3700X Datasheet HTML 41Page - STMicroelectronics ADE3700X Datasheet HTML 42Page - STMicroelectronics ADE3700X Datasheet HTML 43Page - STMicroelectronics ADE3700X Datasheet HTML 44Page - STMicroelectronics ADE3700X Datasheet HTML 45Page - STMicroelectronics ADE3700X Datasheet HTML 46Page - STMicroelectronics ADE3700X Datasheet HTML 47Page - STMicroelectronics ADE3700X Datasheet HTML 48Page - STMicroelectronics ADE3700X Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 89 page
background image
45/89
ADE3700
Output Sequencer
2.11
Output Sequencer
The Output Sequencer module synchronizes timing for the output video interface. It allows sufficient
flexibility to support a broad range of Smart Panel applications as well using the Output Timing
Controller (TCON) module, refer to Section 2.12 for more details. The timing unit is based on
horizontal and vertical counters, which are locked with the input video stream.
2.11.1 Frame Synchronization
Due to the limited pixel memory of the chip, the output active video needs to be perfectly
synchronized with the input active video. This mode of operation is called
Frame Lock.
2.11.2 Timing Unit
The Timing Unit consists of a 12-bit horizontal and 12-bit vertical counter. It is synchronized with the
input video stream.
2.11.3 Signal Generation
The Signal Generation unit can generate all fixed control signals like hsync, vsync and data enable
as well as those required to run the internal data path. The fixed control signals appear on the
Figure 5: Output Sequencer and Timing Controller Block Diagram
Figure 6: Frame Lock Operation
I2C Interface
timing unit
delay
vert_start
horizontal
vertical
signal generation
fixed (OSQ)
programmable (TCON)
hs, vs, den
tcon [o:13]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com