| Datenblatt-Suchmaschine für elektronische Bauteile |
|
DP83902AVF Datenblatt(PDF) 45 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83902AVF Datenblatt(HTML) 45 Page - National Semiconductor (TI) |
|
45 / 70 page ![]() 130 Bus Arbitration and Timing (Continued) The FIFO at the Beginning of Transmit Before transmitting the ST-NIC performs a prefetch from memory to load the FIFO The number of bytes prefetched is the programmed FIFO threshold The next BREQ is not issued until after the ST-NIC actually begins transmitting data ie after SFD The Transmit Prefetch diagram illus- trates this process Transmit Prefetch Timing TLF11157 – 59 Maximum Bus Latency for Byte Mode TLF11157 – 60 Maximum Bus Latency for Word Mode TLF11157 – 61 45 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |