PC87393 datasheet(51/148 Pages) NSC

51 / 148 page

2.0 Device Architecture and Configuration (Continued)

www.national.com

Table 19. Parallel Port Registers at Second Level Offset

2.12.2

Logical Device 1 (PP) Configuration

Table 20 lists the configuration registers which affect the Parallel Port. Only the last register (F0h) is described here. See

Sections 2.2.3 and 2.2.4 for descriptions of the others.

Table 20. Parallel Port Conﬁguration Registers

Offset

Mnemonic

Type

00h

Control0

R/W

Extended Control 0

02h

Control2

R/W

Extended Control 1

04h

Control4

R/W

Extended Control 4

05h

PP Confg0

R/W

Conﬁguration 0

Index

Conﬁguration Register or Action

Type

Reset

30h Activate. See also bit 0 of the SIOCF1 register.

R/W

00h

60h Base Address MSB register. Bits 7-3 (for A15-11) are read only, 00000b. Bit 2 (for

A10) should be 0b.

R/W

02h

61h Base Address LSB register. Bits 1 and 0 (A1 and A0) are read only, 00b. For ECP

Mode 4 (EPP) or when using the Extended registers, bit 2 (A2) should also be 0b.

R/W

78h

70h Interrupt Number and Wake-Up on IRQ Enable register

R/W

07h

71h Interrupt Type

Bits 7-2 are read only.

Bit 1 is a read/write bit.

Bit 0 is read only. It reﬂects the interrupt type dictated by the Parallel Port operation

mode. This bit is set to 1 (level interrupt) in Extended Mode and cleared (edge

interrupt) in all other modes.

R/W

02h

74h DMA Channel Select

R/W

04h

75h Report no second DMA assignment

04h

F0h Parallel Port Conﬁguration register

R/W

F2h

PC87393 Datenblatt(PDF) 51 Page - National Semiconductor (TI)

PC87393 Datenblatt(HTML) 51 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL