Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LP8553TLE/NOPB Datenblatt(PDF) 8 Page - Texas Instruments

Click here to check the latest version.
Teilenummer LP8553TLE/NOPB
Bauteilbeschribung  LP8553 High-Efficiency LED Backlight Driver for Notebooks
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LP8553TLE/NOPB Datenblatt(HTML) 8 Page - Texas Instruments

Back Button LP8553TLE/NOPB Datasheet HTML 4Page - Texas Instruments LP8553TLE/NOPB Datasheet HTML 5Page - Texas Instruments LP8553TLE/NOPB Datasheet HTML 6Page - Texas Instruments LP8553TLE/NOPB Datasheet HTML 7Page - Texas Instruments LP8553TLE/NOPB Datasheet HTML 8Page - Texas Instruments LP8553TLE/NOPB Datasheet HTML 9Page - Texas Instruments LP8553TLE/NOPB Datasheet HTML 10Page - Texas Instruments LP8553TLE/NOPB Datasheet HTML 11Page - Texas Instruments LP8553TLE/NOPB Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 42 page
background image
LP8553
SNVS701B – SEPTEMBER 2011 – REVISED JANUARY 2014
www.ti.com
Logic Interface Characteristics (continued)
Symbol
Parameter
Condition
Min
Typ
Max
Units
Logic Input PWM
VIL
Input Low Level
0.2xVDDIO
V
VIH
Input High Level
0.8xVDDIO
V
II
Input Current
−1.0
1.0
μA
Logic Inputs SCL, SDA
VIL
Input Low Level
0.2xVDDIO
V
VIH
Input High Level
0.8xVDDIO
V
II
Input Current
−1.0
1.0
μA
Logic Outputs SDA, FAULT
VOL
Output Low Level
IOUT = 3 mA (pull-up current)
0.3
0.5
V
IL
Output Leakage Current
VOUT = 2.8V
−1.0
1.0
μA
I
2C Serial Bus Timing Parameters (SDA, SCLK) (1)
Limit
Symbol
Parameter
Units
Min
Max
fSCLK
Clock Frequency
400
kHz
1
Hold Time (repeated) START Condition
0.6
μs
2
Clock Low Time
1.3
μs
3
Clock High Time
600
ns
4
Setup Time for a Repeated START Condition
600
ns
5
Data Hold Time
50
ns
6
Data Setup Time
100
ns
7
Rise Time of SDA and SCL
20+0.1Cb
300
ns
8
Fall Time of SDA and SCL
15+0.1Cb
300
ns
9
Set-up Time for STOP condition
600
ns
10
Bus Free Time between a STOP and a START
1.3
μs
Condition
Capacitive Load Parameter for Each Bus Line
Cb
10
200
ns
Load of 1 pF corresponds to 1 ns.
(1)
Ensured by design. VDDIO = 1.65V to 5.5V.
8
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated
Product Folder Links: LP8553



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com