OPA2846 datasheet(21/24 Pages) TI

21 / 24 page

OPA2846

SBOS274A −JUNE 2003 − REVISED MARCH 2004

www.ti.com

Figure 13 shows one example of an offset adjustment for

a DC-coupled signal path that will have minimum impact

on the signal frequency response. In this case, the input is

brought into an inverting gain resistor with the DC

adjustment an additional current summed into the

inverting node. The resistor values setting this offset

adjustment are much larger than the signal path resistors.

This will insure that this adjustment has minimal impact on

the loop gain and hence, the frequency response as well.

Ω

±200mV Output Adjustment

−

−20

Power−supply decoupling

not shown.

Ω

0.1

µF

Ω

20k

Ω

10k

Ω

0.1

µF

−5V

+5V

1/2

OPA2846

+5V

−5V

Figure 13. DC-Coupled, Inverting Gain of −20,

with Output Offset Adjustment

THERMAL ANALYSIS

The OPA2846 will not require heatsinking or airflow in

most applications. Maximum desired junction temperature

will set the maximum allowed internal power dissipation as

described below. In no case should the maximum junction

temperature be allowed to exceed +150

°C.

Operating

junction

temperature

(TJ) is given by

TA +PD × qJA. The total internal power dissipation (PD) is

the sum of quiescent power (PDQ) and additional power

dissipated in the output stage (PDL) to deliver load power.

Quiescent power is simply the specified no-load supply

current times the total supply voltage across the part. PDL

will depend on the required output signal and load but

would, for a grounded resistive load, be at a maximum

when the output is fixed at a voltage equal to 1/2 either

supply voltage (for equal bipolar supplies). Under this

worst-case condition, PDL = VS2/(4 × RL) where RL

includes feedback network loading.

Note that it is the power in the output stage and not in the

load that determines internal power dissipation.

As a worst-case example, compute the maximum TJ using

both channels of the OPA2846ID in the circuit of Figure 1

(page 12) operating at the maximum specified ambient

temperature of +85

°C and driving a grounded 100Ω load

at +2.5VDC:

PD = 10V × (26.6mA) + 2 × [52/(4 × (100Ω || 500Ω))] = 416mW

Maximum TJ = +85°C + (0.416Ω × 125°C/Ω) = 137°C

This

absolute

worst-case

example

will

never

encountered in practice. Therefore, 137

°C sets an upper

limit to maximum operating junction temperature.

BOARD LAYOUT

Achieving optimum performance with a high-frequency

amplifier like the OPA2846 requires careful attention to

board layout parasitics and external component types.

Recommendations that will optimize performance include:

a) Minimize parasitic capacitance to any AC ground for

all of the signal I/O pins. Parasitic capacitance on the

output and inverting input pins can cause instability; on the

noninverting input, it can react with the source impedance

to cause unintentional bandlimiting. To reduce unwanted

capacitance, a window around the signal I/O pins should

be opened in all of the ground and power planes around

those pins. Otherwise, ground and power planes should

be unbroken elsewhere on the board.

Minimize

the

distance

0.25”)

from

the

power-supply pins to high-frequency 0.1

µF decoup-

ling capacitors. At the device pins, the ground and

power-plane layout should not be in close proximity to the

signal I/O pins. Avoid narrow power and ground traces to

minimize inductance between the pins and the decoupling

capacitors. The power-supply connections should always

be decoupled with these capacitors. Larger (2.2

µF to

6.8

µF) decoupling capacitors, effective at lower frequen-

cies, should also be used on the main supply pins. These

may be placed somewhat farther from the device and may

be shared among several devices in the same area of the

PC board.

c) Careful selection and placement of external

components

will

preserve

the

high-frequency

performance of the OPA2846. Resistors should be a very

low reactance type. Surface-mount resistors work best

and allow a tighter overall layout. Metal-film and carbon

composition, axially-leaded resistors can also provide

good high-frequency performance. Again, keep their leads

and PC board trace length as short as possible. Never use

wirewound type resistors in a high-frequency application.

Since the output pin and inverting input pin are the most

sensitive to parasitic capacitance, always position the

feedback and series output resistor, if any, as close as

possible to the output pin. Other network components,

such as noninverting input termination resistors, should

also be placed close to the package. Where double-side

component mounting is allowed, place the feedback

OPA2846 Datenblatt(PDF) 21 Page - Texas Instruments

OPA2846 Datenblatt(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datenblatt Download

Link URL