AP0100CS datasheet(47/73 Pages) ONSEMI

Teilenummer	AP0100CS

Bauteilbeschribung	High-Dynamic Range (HDR) Image Signal Processor (ISP)

PDF	73 Pages

Scroll/Zoom	100%

Hersteller	ONSEMI [ON Semiconductor]

Direct Link	http://www.onsemi.com

Logo

47 / 73 page

AP0100CS/D Rev. 6, Pub. 1/16 EN

©Semiconductor Components Industries, LLC,2016.

AP0100CS HDR: Image Signal Processor (ISP)

Protocol

Sequential WRITE, Start at Random Location

This sequence (Figure 37) starts in the same way as the single WRITE to random location

(Figure 36). Instead of generating a no-acknowledge bit after the first byte of data has

been transferred, the master generates an acknowledge bit and continues to perform

byte writes until “L” bytes have been written. The WRITE is terminated by the master

generating a stop condition.

Figure 37:

Sequential WRITE, Start at Random Location

Slave Address

A Reg Address[15:8]

Write Data

Reg Address[7:0]

Write Data

Previous Reg Address, N

Reg Address, M

M+1

M+2

M+1

M+3

Write Data

M+L-2

M+L-1

M+L

Write Data

(15:8)

Write Data

(7:0)

Write Data

(15:8)

Write Data

(7:0)

Write Data

(15:8)

Write Data

(7:0)

Write Data

(15:8)

Write Data

(7:0)

AP0100CS Datenblatt(PDF) 47 Page - ON Semiconductor

AP0100CS Datenblatt(HTML) 47 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Datenblatt Download

Link URL