MCP3909T-ESLASHSS datasheet(4/44 Pages) MICROCHIP

4 / 44 page

MCP3909

DS22025C-page 4

 2006-2012 Microchip Technology Inc.

ADC/PGA Specifications

Offset Error

VOS

—

Referred to Input, applies to both

channels

Gain Error Match

—

0.5

—

% FOUT (Note 5)

Internal Voltage Reference

Voltage

—

2.4

—

Tolerance

—

±2

—

Tempco

—

ppm/°C

Reference Input

Input Range

2.2

—

2.6

Input Impedance

3.2

—

kΩ

Input Capacitance

—

Analog Inputs

Maximum Signal Level

—

±1

CH0+,CH0-,CH1+,CH1- to AGND

Differential Input Voltage

Range Channel 0

—

±470/G

G = PGA Gain on Channel 0

Differential Input Voltage

Range Channel 1

——

±660

Input Impedance

390

—

kΩ

Proportional to 1/MCLK

Oscillator Input

Frequency Range

MCLK

—

MHz

Power Specifications

Operating Voltage

4.5

—

5.5

AVDD, DVDD

IDD,A

—2.3

2.8

AVDD pin only

IDD,D

—0.8

1.2

DVDD pin only

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, all parameters apply at AVDD = DVDD = 4.5V to 5.5V,

Internal VREF, HPF turned on (AC mode), AGND, DGND = 0V, MCLK = 3.58 MHz; TA = -40°C to +85°C.

Parameter

Sym

Min

Typ.

Max

Units

Comment

Note 1:

Measurement error = (Energy Measured By Device - True Energy)/True Energy * 100%. Accuracy is mea-

sured with signal (±660 mV) on Channel 1. FOUT0, FOUT1 pulse outputs. Valid from 45 Hz to 75 Hz. See

typical performance curves for higher frequencies and increased dynamic range. This parameter is not

100% production tested.

Does not include internal VREF. Gain = 1, CH0 = 470 mVDC, CH1 = 660 mVDC, difference between

measured output frequency and expected transfer function.

Percent of HFOUT output frequency variation; Includes external VREF = 2.5V, CH1 = 100 mVRMS @ 50 Hz,

CH2 = 100 mVRMS @ 50 Hz, AVDD = 5V + 1 Vpp @ 100 Hz. DC PSRR: 5V ±500 mV

Error applies down to 60 degree lead (PF = 0.5 capacitive) and 60 degree lag (PF = 0.5 inductive).

Refer to Section 4.0 “Device Overview” for complete description.

Specified by characterization, not production tested.

1 MCLK period at 3.58 MHz is equivalent to less than < 0.005 degrees at 50 or 60 Hz.

MCP3909T-E/SS Datenblatt(PDF) 4 Page - Microchip Technology

MCP3909T-E/SS Datenblatt(HTML) 4 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datenblatt Download

Link URL