V370PDC datasheet(4/14 Pages) ETC

4 / 14 page

V370PDC

V370PDC_A0 Data Sheet Rev 1.01 DS-PD01-0101

CAS

O12

SDRAM Column Address Strobe

MWE

O12

SDRAM Memory Write Enable

MAD[31:0]

I/O8

SDRAM and peripheral bus data

DQM[3:0]

SDRAM Data Mask (these act as MBE[3:0], A[1:0] for peripheral

access)

MARB_IN

Peripheral bus arbitration input: Treated as bus request input

when V370PDC is the primary bus master. When V370PDC is the

secondary bus master, this input acts as bus grant.

MARB_OUT

Peripheral bus arbitration output: Treated as bus grant output

when V370PDC is the primary bus master. When V370PDC is the

secondary bus master, this output acts bus request.

ALE

Address Latch Enable: used to latch the address on MAD[31:0]

during the address phase of a peripheral bus access.

ADS

Asserted low to indicate the beginning of a bus cycle.

BLAST

Burst last.

READY

Data ready.

WNR

ZWrite/Read.

SDA

I/OD

Serial EEPROM Data

SCL

Serial EEPROM Clock

IOC[11:0]

I/O8

Multi-purpose I/O that can be configured for many functions

INT[3:0]

I/O8

General purpose interrupt inputs/outputs: may be used for either

PCI or local processor interrupts

Mode and Reset

Signal

Type

Description

RSTIN

Reset Input: Active low reset input used to initialize all internal

functions of the chip.

RSTOUT

Reset Output: Driven active when the input reset is driven active.

Driven inactive when the RSTOUT bit in the system register is set.

The RSTOUT signal is synchronous to the rising edge of CLKIN.

PCI Precharge Bias: This signal is driven low to activate the on-

chip precharge bias for use in PICMG Hot Swap applications.

Non-Hot Swap applications should pull this signal high.

Table 3: Signal Descriptions (cont’d)

V370PDC Datenblatt(PDF) 4 Page - List of Unclassifed Manufacturers

V370PDC Datenblatt(HTML) 4 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Datenblatt Download

Link URL