Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

PALCE20V8 Datenblatt(PDF) 6 Page - Cypress Semiconductor

Teilenummer PALCE20V8
Bauteilbeschribung  Flash Erasable, Reprogrammable CMOS PAL Device
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

PALCE20V8 Datenblatt(HTML) 6 Page - Cypress Semiconductor

Back Button PALCE20V8 Datasheet HTML 2Page - Cypress Semiconductor PALCE20V8 Datasheet HTML 3Page - Cypress Semiconductor PALCE20V8 Datasheet HTML 4Page - Cypress Semiconductor PALCE20V8 Datasheet HTML 5Page - Cypress Semiconductor PALCE20V8 Datasheet HTML 6Page - Cypress Semiconductor PALCE20V8 Datasheet HTML 7Page - Cypress Semiconductor PALCE20V8 Datasheet HTML 8Page - Cypress Semiconductor PALCE20V8 Datasheet HTML 9Page - Cypress Semiconductor PALCE20V8 Datasheet HTML 10Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 14 page
background image
PALCE20V8
Document #: 38-03026 Rev. **
Page 6 of 14
Commercial and Industrial Switching Characteristics[2]
20V8
−520V8−7
20V8
−10
20V8
−15
20V8
−25
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
tPD
Input to Output
Propagation Delay[8]
1
51
7.5
1
10
1
15
1
25
ns
tPZX
OE to Output Enable
56
10
15
20
ns
tPXZ
OE to Output Disable
56
10
15
20
ns
tEA
Input to Output
Enable Delay[7]
69
10
15
25
ns
tER
Input to Output
Disable Delay[7,9]
69
10
15
25
ns
tCO
Clock to Output Delay[8]
1
41
5
1
7
1
10
1
12
ns
tS
Input or Feedback
Set-Up Time
3
7
10
12
15
ns
tH
Input Hold Time
0
0
0
0
0
ns
tP
External Clock Period
(tCO + tS)
7
12
17
22
27
ns
tWH
Clock Width HIGH[7]
3
5
8
8
12
ns
tWL
Clock Width LOW[7]
3
5
8
8
12
ns
fMAX1
External Maximum
Frequency (1/(tCO + tS))
[7,10]
143
83
58
45.5
37
MHz
fMAX2
Data Path Maximum
Frequency
(1/(tWH + tWL))
[7, 11]
166.
6
100
62.5
62.5
41.6
MHz
fMAX3
Internal Feedback Maximum
Frequency (1/(tCF + tS))
[7,12]
166.
6
100
62.5
50
40
MHz
tCF
Register Clock to
Feedback Input[7, 13]
33
6
8
10
ns
tPR
Power-Up Reset Time[7]
1
1
1
1
1
µs
Shaded area contains preliminary information.
Notes:
8.
Min. times are tested initially and after any design or process changes that may affect these parameters.
9.
This parameter is measured as the time after OE pin or internal disable input disables or enables the output pin. This delay is measured to the point at which a previous
HIGH level has fallen to 0.5 volts below VOH min. or a previous LOW level has risen to 0.5 volts above VOL max.
10. This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
11.
This specification indicates the guaranteed maximum frequency at which the device can operate in data path mode.
12. This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate.
13. This parameter is calculated from the clock period at fMAX internal (1/fMAX3) as measured (see Note 7 above) minus tS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com