Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

L6718 Datenblatt(PDF) 43 Page - STMicroelectronics

Teilenummer L6718
Bauteilbeschribung  SMBus interface for power management
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6718 Datenblatt(HTML) 43 Page - STMicroelectronics

Back Button L6718 Datasheet HTML 39Page - STMicroelectronics L6718 Datasheet HTML 40Page - STMicroelectronics L6718 Datasheet HTML 41Page - STMicroelectronics L6718 Datasheet HTML 42Page - STMicroelectronics L6718 Datasheet HTML 43Page - STMicroelectronics L6718 Datasheet HTML 44Page - STMicroelectronics L6718 Datasheet HTML 45Page - STMicroelectronics L6718 Datasheet HTML 46Page - STMicroelectronics L6718 Datasheet HTML 47Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 71 page
background image
DocID023399 Rev 3
43/71
L6718
L6718 power manager
7.1.1
SMBus sequence
The bus master sends the start (START) sequence followed by 7 bits which identify the
controller address. The bus master then sends READ/WRITE and the controller then sends
the acknowledge (ACK) bit.
The bus master sends the command code during the command phase. The controller sends
the acknowledge bit after the command phase.
If a READ command is sent by the master, the device drives the SDA wire in order to reply
to the master request with DATA BYTE or DATA WORD (2 bytes) depending on the
command. The controller sends the acknowledge (ACK) bit after the data stream. Finally,
the bus master sends the stop (STOP) sequence.
WRITE command: The master sends the data stream related to the command phase
previously issued (if applicable). The controller achieves the data stream by the masters
and sends the acknowledge (ACK). Finally the bus master sends the stop (STOP)
sequence.
After the controller has detected the STOP sequence, it performs operations according to
the command issued by the master.
Figure 8. SMBus communication format
7.2
SMBus tables
SCL
START
ACK
ACK
Addressing Phase
(7 Clocks)
7
32
0
R/W
(1Ck)
ACK
(1Ck)
75
Command Phase
(8 Clocks)
STOP
START
SLAVE ADDRESSING + R/W
COMMAND PHASE
ACK
STOP
BUS DRIVEN BY L6718 (SL AVE)
BUS DRIVEN BY MASTER
654
1
ACK
42
10
ACK
70
ACK
DATA PHASE
Data Phase
(8 Clocks)
ACK
(1Ck)
ACK
(1Ck)
SDA
AM12882v1
Table 14. SMBus addressing
Mode
VRM address
Address
domain
SMBus
multi-phase
SMBus
single-phase
CPU mode
00h
-
CCh
8Ch
CPU mode
01h
-
CEh
8Eh
DDR mode
02h (06h in DDR4)
0
E0h
E2h (Jmode only)
DDR mode
02h (06h in DDR4)
1
E8h
EAh (Jmode only)
DDR mode
04h (08h in DDR4)
0
E4h
E6h (Jmode only)
DDR mode
04h (08h in DDR4)
1
ECh
EEh (Jmode only)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com