STA321MPL1TR datasheet(38/80 Pages) STMICROELECTRONICS

38 / 80 page

Registers

STA321MPL1

38/80

DocID029389 Rev 1

5.2.28

Channel input mapping channels 1 and 2 (0x1B)

5.2.29

Channel input mapping channels 3 and 4 (0x1C)

5.2.30

Channel input mapping channels 5 and 6 (0x1D)

5.2.31

Channel input mapping channels 7 and 8 (0x1E)

Each channel received via the I²S can be mapped to any internal processing channel via the

channel input mapping registers. This allows for flexibility in processing, simplifies output

stage designs, and enables the ability to perform crossovers. The default settings of these

registers map each I²S input channel to its corresponding processing channel.

CnVT[4:0]

Volume

0x00 to 0x06

10 dB

0x07

9 dB

……

0x0F

1 dB

0x10

0 dB

0x11

-1 dB

……

0x19

-9 dB

0x1A to 0x1F

-10 dB

C2IM2

C2IM1

C2IM0

C1IM2

C1IM1

C1IM0

C4IM2

C4IM1

C4IM0

C3IM2

C3IM1

C3IM0

C6IM2

C6IM1

C6IM0

C5IM2

C5IM1

C5IM0

C8IM2

C8M1

C8IM0

C7IM2

C7IM1

C7IM0

STA321MPL1TR Datenblatt(PDF) 38 Page - STMicroelectronics

STA321MPL1TR Datenblatt(HTML) 38 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datenblatt Download

Link URL