14 / 20 page

CY7C024/0241
CY7C025/0251
Document #: 38-06035 Rev. *B
Page 14 of 20
Notes:
39. tHA depends on which enable pin (CEL or R/WL) is deasserted first.
40. tINS or tINR depends on which enable pin (CEL or R/WL) is asserted last.
Switching Waveforms (continued)
Interrupt Timing Diagrams
WRITE FFF (1FFF CY7C025)
tWC
Right Side Clears INTR :
tHA
READ FFF
tRC
tINR
WRITE FFE (1FFE CY7C025)
tWC
Right Side Sets INTL:
Left Side Sets INTR :
Left Side Clears INT L:
READ FFE
tINR
tRC
ADDRESSR
CE L
R/W L
INT L
OE L
ADDRESSR
R/WR
CE R
INTL
ADDRESSR
CER
R/WR
INTR
OE R
ADDRESSL
R/WL
CE L
INTR
tINS
tHA
tINS
7C024–27
7C024–28
7C024–29
7C024–30
(1FFF CY7C025)
(1FFE CY7C025)
[39]
[40]
[40]
[40]
[39]
[40]