AD9864 datasheet(13/48 Pages) AD

13 / 48 page

AD9864

Data Sheet

Rev. A | Page 12 of 47

VDDI = VDDF = VDDA = VDDC = VDDL = VDDH = 3.0 V , VDDQ = VDDP = 2.7 V to 5.5 V, fCLK = 18 MSPS, fIF = 109.65 MHz, fLO =

107.4 MHz, fREF = 16.8 MHz, TA=25 Co, LO and CLK synthesizer disabled, 16-bit data with AGC and DVGA enabled, unless otherwise noted.

IFIN (dBm)

–45

–130

–30

–40

–50

–60

–70

–80

–90

–100

–110

–120

–42

–39

–36

–33

–30

–27

–24

–5

–30

–10

–15

–20

–25

–40

–35

–45

IMD

Figure 21. IMD vs. IFIN (fCLK = 26 MSPS)

FREQUENCY (MHz)

500

100 150

200

250

300 350

400

450

16-BIT WITH DVGA

24-BIT

Figure 22. Noise Figure vs. Frequency

(Minimum Attenuation, fCLK = 26 MSPS, BW = 10 kHz)

FREQUENCY (MHz)

–10

–2

–4

–6

–8

500

100 150

200 250 300 350

400 450

Figure 23. Input IIP3 vs. Frequency (fCLK = 26 MSPS)

FREQUENCY (MHz)

500

100

150 200

250

300

350 400

450

24-BIT

16-BIT WITH DVGA

Figure 24. Noise Figure vs. Frequency

(Minimum Attenuation, fCLK = 18 MSPS, BW = 10 kHz)

FREQUENCY (MHz)

–2

–4

–6

–8

–10

500

100 150 200 250 300 350 400 450

Figure 25. Input IIP3 vs. Frequency (fCLK = 18 MSPS)

INTERFERER LEVEL (dBm)

20.0

–55

8.0

18.5

15.5

12.5

11.0

9.5

–5

–10

NOISE FIGURE

AGC

17.0

14.0

–15

–20

–25

–30

–35

–40

–45

–50

128

112

Figure 26. Noise Figure vs. Interferer Level (16-Bit Data,

BW = 12.5 kHz, AGCR = 1, fINTERFERER = fIF + 110 kHz)

AD9864 Datenblatt(PDF) 13 Page - Analog Devices

AD9864 Datenblatt(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datenblatt Download

Link URL