Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

CS82C52Z Datenblatt(PDF) 12 Page - Renesas Technology Corp

Teilenummer CS82C52Z
Bauteilbeschribung  CMOS Serial Controller Interface
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

CS82C52Z Datenblatt(HTML) 12 Page - Renesas Technology Corp

Back Button CS82C52Z Datasheet HTML 8Page - Renesas Technology Corp CS82C52Z Datasheet HTML 9Page - Renesas Technology Corp CS82C52Z Datasheet HTML 10Page - Renesas Technology Corp CS82C52Z Datasheet HTML 11Page - Renesas Technology Corp CS82C52Z Datasheet HTML 12Page - Renesas Technology Corp CS82C52Z Datasheet HTML 13Page - Renesas Technology Corp CS82C52Z Datasheet HTML 14Page - Renesas Technology Corp CS82C52Z Datasheet HTML 15Page - Renesas Technology Corp CS82C52Z Datasheet HTML 16Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 21 page
background image
82C52
FN2950 Rev 4.00
Page 12 of 21
November 25, 2015
AC Electrical Specifications VCC = 5.0V 10%, TA = 0°C to +70°C (C82C52), TA = -40°C to +85°C (l82C52)
TA = -55°C to +125°C (M82C52)
Timing Requirements and Responses
SYMBOL
PARAMETER
MIN
MAX
UNITS
TEST CONDITIONS
(1)
TSVCTL
Select Setup to Control Leading Edge
30
-
ns
(2)
TCTHSX
Select Hold from Control Trailing Edge
50
-
ns
(3)
TCTLCTH
Control Pulse Width
150
-
ns
Control Consists of RD or
WR
(4)
TCTHCTL
Control Disable to Control Enable
190
-
ns
(5)
TRLDV
Read Low to Data Valid
-
120
ns
1, See AC Test Circuit
(6)
TRHDZ
Read Disable
0
60
ns
2, See AC Test Circuit
(7)
TDVWH
Data Setup Time
50
-
ns
(8)
TWHDX
Data Hold Time
20
-
ns
(9)
FC
Clock Frequency
0
16
MHz
TCHCL + TCLCH must be
 62.5ns
(10)
TCHCL
Clock High Time
25
-
ns
(11)
TCLCH
Clock Low Time
25
-
ns
(12)
TR/TF
IX Input Rise/Fall Time (External Clock)
-
tx
ns
Whichever is smaller
(13)
TFCO
Clock Output Fall Time
-
15
ns
CL = 50pf
(14)
TRCO
Clock Output Rise Time
-
15
ns
CL = 50pf
tx
1
6FC
------------or 50ns
AC Testing Input, Output Waveforms
FIGURE 12. PROPAGATION DELAY
FIGURE 13. ENABLE/DISABLE DELAY
AC TESTING: All input signals (except IX and RST) must switch between VIL -0.4V and VIH +0.4V. Input rise and fall times are driven at 1ns/V.
INPUT
VIH + 0.4V
VIL - 0.4V
1.5V
1.5V
VOH
VOL
OUTPUT
90%
10%
OUTPUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com