Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

TM124MBK36B-70 Datenblatt(PDF) 2 Page - Texas Instruments

Teilenummer TM124MBK36B-70
Bauteilbeschribung  DYNAMIC RAM MODULE
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TM124MBK36B-70 Datenblatt(HTML) 2 Page - Texas Instruments

  TM124MBK36B-70 Datasheet HTML 1Page - Texas Instruments TM124MBK36B-70 Datasheet HTML 2Page - Texas Instruments TM124MBK36B-70 Datasheet HTML 3Page - Texas Instruments TM124MBK36B-70 Datasheet HTML 4Page - Texas Instruments TM124MBK36B-70 Datasheet HTML 5Page - Texas Instruments TM124MBK36B-70 Datasheet HTML 6Page - Texas Instruments TM124MBK36B-70 Datasheet HTML 7Page - Texas Instruments TM124MBK36B-70 Datasheet HTML 8Page - Texas Instruments TM124MBK36B-70 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 11 page
background image
TM124MBK36B, TM124MBK36R 1048576 BY 36-BIT
TM248NBK36B, TM248NBK36R 2097152 BY 36-BIT
DYNAMIC RAM MODULE
SMMS137E – JANUARY 1991 – REVISEDJUNE 1995
2
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
TM248NBK36B (continued)
The TM124NBK36B is available in the double-sided BK leadless module for use with sockets.
The TM124NBK36B features RAS access times of 60 ns, 70 ns, and 80 ns. This device is rated for operation
from 0
°C to 70°C
operation
TM124MBK36B
The TM124MBK36B operates as eight TMS44400DJs and one TMS44460DJ connected as shown in the
functional block diagram and Table 1. The parity bits are provided by the TMS44460DJ and are controlled by
RAS2. To ensure proper parity bit operation all memory accesses should include a RAS2 pulse. Refer to the
TMS44400 and TMS44460 data sheets for details of operation. The common I/O feature dictates the use of
early write cycles to prevent contention on D and Q.
TM248NBK36B
The TM248NBK36B operates as sixteen TMS44400DJs and two TMS44460DJs connected as shown in the
functional block diagram and Table 1. The parity bits are provided by the TMS44460DJ and are controlled by
RAS2 on side 1 and RAS3 on side 2. To ensure proper parity bit operation, all memory accesses should include
a RAS2 or RAS3 pulse. Refer to the TMS44400 and TMS44460 data sheets for details of operation. The
common I/O feature dictates the use of early write cycles to prevent contention on D and Q.



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com