GD25LB128DSJS datasheet(22/75 Pages) GIGADEVICE

Teilenummer	GD25LB128DSJS

Bauteilbeschribung	1.8V Uniform Sector Dual and Quad Serial Flash

PDF	75 Pages

Scroll/Zoom	100%

Hersteller	GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]

Direct Link	http://www.gigadevice.com/

Logo

22 / 75 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LB128D

Figure6a. Write Status Register Sequence Diagram (QPI)

CS#

SCLK

IO0

IO1

IO2

IO3

Command

01H

Status Register in

7.6. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit is latched-in on the

rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max

frequency fR, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically

incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read

with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or

Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure7. Read Data Bytes Sequence Diagram

Command

03H

CS#

SCLK

High-Z

9 10

28 29 30 31 32

MSB

34 35 36 37

23 22 21

38 39

24-bit address

MSB

Data Out1

Data Out2

GD25LB128DSJS Datenblatt(PDF) 22 Page - GigaDevice Semiconductor (Beijing) Inc.