| Datenblatt-Suchmaschine für elektronische Bauteile |
|
FXPS7115D4 Datenblatt(PDF) 39 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FXPS7115D4 Datenblatt(HTML) 39 Page - NXP Semiconductors |
|
39 / 72 page ![]() NXP Semiconductors FXPS7115D4 Digital absolute pressure sensor, 40 kPa to 115 kPa FXPS7115D4 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2019. All rights reserved. Product data sheet Rev. 3 — 5 December 2019 39 / 72 Table 52. SOURCEID_0 - source identification register (address 1Ah) bit allocation Bit 7 6 5 4 3 2 1 0 Symbol SID0_EN reserved reserved reserved SOURCEID_0[3:0] Factory default 0 0 0 0 0 0 0 0 Access R/W R/W R/W R/W R/W R/W R/W R/W Table 53. SOURCEID_1 - source identification register (address 1Bh) bit allocation Bit 7 6 5 4 3 2 1 0 Symbol SID1_EN reserved reserved reserved SOURCEID_1[3:0] Factory default 0 0 0 0 0 0 0 0 Access R/W R/W R/W R/W R/W R/W R/W R/W 7.7.8 TIMING_CFG - communication timing register (address 22h) The communication timing configuration register is a user programmed read/write register that contains user-specific configuration information for protocol timing. This register is included in the read/write array error detection. This register is readable and writable in SPI mode or I2C mode. Table 54. TIMING_CFG - communication timing register (address 22h) bit allocation Bit 7 6 5 4 3 2 1 0 Symbol reserved OSCTRAIN_ SEL CK_CAL_ RST reserved reserved CK_CAL_EN Factory default 0 0 0 0 0 0 0 0 Access R/W R/W R/W R/W R/W R/W R/W R/W 7.7.9 SPI Configuration Control Register (SPI_CFG, Address 3Dh) In SPI mode, the SPI configuration control register is a user programmed read/write register that contains the SPI protocol configuration information. This register is included in the read/write array error detection. This register is readable and writable in SPI mode or I2C mode Table 55. SPI_CFG Register (address 3Dh) bit allocation Bit 7 6 5 4 3 2 1 0 Symbol reserved DATASIZE SPI_CRC_LEN[1:0] SPICRCSEED[3:0] Factory default 0 0 0 0 0 0 0 0 Access R/W R/W R/W R/W R/W R/W R/W R/W 7.7.9.1 SPI Data Field Size (DATASIZE) The SPI data field size bit controls the size of the SPI data field as shown in Table 56. Table 56. DATASIZE Bit Definition DATASIZE SPI Data Field Size 0 12-Bits 1 16-Bits |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |