| Datenblatt-Suchmaschine für elektronische Bauteile |
|
KSZ8893FQL Datenblatt(PDF) 69 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
KSZ8893FQL Datenblatt(HTML) 69 Page - Microchip Technology |
|
69 / 109 page ![]() KSZ8893FQL DS00003038B-page 68 2019 Microchip Technology Inc. TABLE 4-9: TS-1000 MEDIA CONVERTER REGISTERS Bit Name R/W Description Default Register 64 (0x40): PHY Address 7-5 Number of Indica- tion OAM frame(s) R/W Set the number of Indication OAM frame(s) to be transmitted for a single OAM status change. This set- ting is applicable to only the following three OAM frames: Indicate Center MC Condition, Indicate Ter- minal MC Condition, and Loop Mode Stop Indication. 000 : send 1 OAM frame 001 : send 2 OAM frames 010 : send 3 OAM frames 011 : send 4 OAM frames 100 : send 5 OAM frames 101 : N/A 110 : N/A 111 : N/A 000 4 Addr4 R/W These 5-bits set the PHY addresses for port 1 and port 2. 00000 : N/A 00001 : Port 1 PHY address is 0x1 00010 : Port 1 PHY address is 0x2 … 11101 : Port 1 PHY address is 0x29 11110 : N/A 11111 : N/A Port 2 PHY address = (Port 1 PHY address) + 1 Note: In Center side MC mode (pins MCHS,MCCS] = [0,1]), a write to these bits with port 1’s PHY address is required to enable port 1 and start the Center side MC. 0 3 Addr3 R/W 0 2 Addr2 R/W 0 1 Addr1 R/W 0 0 Addr0 R/W 1 Register 65 (0x41): Center Side Status 7 BUSY RO 1 = Indicate MC loop back mode in progress, or receive reply frame/timeout is pending 0 = Exclude the above situations 0 6 Vendor mode R/W 1 = Non special vendor mode 0 = Special vendor mode (compare My & LNK Partner Vendor Info = 0x009099h) 0 5-3 Reserved RO Reserved Do not change the default values. 000 2 Option b R/W 1 = Clear status bits S6 to S10 to zero on Terminal MC side 0 = Normal operation – supporting option b 0 1 Option a R/W 1 = Disable “Indicate Center MC Condition” frame 0 = Enable “Indicate Center MC condition” frame 0 0 Request RO 1 = indicate change of status/value in registers # 0x50h, 0x51h, 0x58h, 0x59h, 0x5Dh, 0x5Eh, 0x5Fh. This bit is self-cleared after a read. 0 = exclude the above situations 0 Note: Register 65 is managed by the Center side. |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |