Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ADC32RF83 Datenblatt(PDF) 33 Page - Texas Instruments

Click here to check the latest version.
Teilenummer ADC32RF83
Bauteilbeschribung  ADC32RF8x Dual-Channel, 3-GSPS Telecom Receiver and Feedback Devices
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADC32RF83 Datenblatt(HTML) 33 Page - Texas Instruments

Back Button ADC32RF83 Datasheet HTML 29Page - Texas Instruments ADC32RF83 Datasheet HTML 30Page - Texas Instruments ADC32RF83 Datasheet HTML 31Page - Texas Instruments ADC32RF83 Datasheet HTML 32Page - Texas Instruments ADC32RF83 Datasheet HTML 33Page - Texas Instruments ADC32RF83 Datasheet HTML 34Page - Texas Instruments ADC32RF83 Datasheet HTML 35Page - Texas Instruments ADC32RF83 Datasheet HTML 36Page - Texas Instruments ADC32RF83 Datasheet HTML 37Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 138 page
background image
Input Clock
Divider
(Divide-by-4)
ASSERT SYSREF REG
(In Master Page)
SEL SYSREF REG
(In Master Page)
0
1
CLKIN
(CLKP-CLKM)
SYSREF
(SYSREFP-SYSREFM)
DLL
NCO,
JESD Interface
(LMFC Counter)
MASK CLKDIV SYSREF
(In JESD Digital Page)
MASK NCO SYSREF
(In JESD Digital Page)
PDN SYSREF
(In Master Page)
33
ADC32RF80, ADC32RF83
www.ti.com
SBAS774A – MAY 2016 – REVISED DECEMBER 2016
Product Folder Links: ADC32RF80 ADC32RF83
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
Feature Description (continued)
8.3.3.1 Using SYSREF
The ADC32RF8x uses SYSREF information to reset the clock divider, the NCO phase, and the LMFC counter of
the JESD interface. The device provides flexibility to provide SYSREF information either from dedicated pins or
through SPI register bits. SYSREF is asserted by a low-to-high transition on the SYSREF pins or a 0-to-1 change
in the ASSERT SYSREF REG bit when using SPI registers, as shown in Figure 90.
Figure 90. Using SYSREF to Reset the Clock Divider, the NCO, and the LMFC Counter
The ADC32RF8x samples the SYSREF signal on the input clock rising edge. Required setup and hold time are
listed in the Timing Requirements table. The input clock divider gets reset each time that SYSREF is asserted,
whereas the NCO phase and the LMFC counter of the JESD interface are reset on each SYSREF assertion after
disregarding the first two assertions, as shown in Table 1.
Table 1. Asserting SYSREF
SYSREF ASSERTION INDEX
ACTION
INPUT CLOCK DIVIDER
NCO PHASE
LMFC COUNTER
1
Gets reset
Does not get reset
Does not get reset
2
Gets reset
Does not get reset
Does not get reset
3
Gets reset
Gets reset
Gets reset
4 and onwards
Gets reset
Gets reset
Gets reset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com