PCIMX6QP4AVT2AB datasheet(33/166 Pages) NXP

33 / 166 page

Electrical Characteristics

i.MX 6DualPlus/6QuadPlus Automotive Applications Processors, Rev. 3, 11/2018

NXP Semiconductors

4.2

Power Supplies Requirements and Restrictions

The system design must comply with power-up sequence, power-down sequence, and steady state

guidelines as described in this section to ensure the reliable operation of the device. Any deviation from

these sequences may result in the following situations:

•

Excessive current during power-up phase

•

Prevention of the device from booting

•

Irreversible damage to the processor

4.2.1

Power-Up Sequence

For power-up sequence, the restrictions are as follows:

•

VDD_SNVS_IN supply must be turned ON before any other power supply. It may be connected

(shorted) with VDD_HIGH_IN supply.

•

If a coin cell is used to power VDD_SNVS_IN, then ensure that it is connected before any other

supply is switched on.

•

The SRC_POR_B signal controls the processor POR and must be immediately asserted at

power-up and remain asserted until the VDD_ARM_CAP, VDD_SOC_CAP, and VDD_PU_CAP

supplies are stable. VDD_ARM_IN and VDD_SOC_IN may be applied in either order with no

restrictions.

NOTE

Ensure that there is no back voltage (leakage) from any supply on the board

towards the 3.3 V supply (for example, from the external components that

use both the 1.8 V and 3.3 V supplies).

NOTE

USB_OTG_VBUS and USB_H1_VBUS are not part of the power supply

sequence and can be powered at any time.

4.2.2

Power-Down Sequence

There are no special restrictions for i.MX 6DualPlus/6QuadPlus SoC.

4.2.3

Power Supplies Usage

•

All I/O pins must not be externally driven while the I/O power supply for the pin (NVCC_xxx) is

OFF. This can cause internal latch-up and malfunctions due to reverse current flows. For

information about I/O power supply of each pin, see the “Power Group” column of Table 96, “21

x 21 mm Functional Contact Assignments”.

•

When the SATA interface is not used, the SATA_VP and SATA_VPH supplies should be grounded.

The input and output supplies for rest of the ports (SATA_REXT, SATA_PHY_RX_N,

SATA_PHY_RX_P, and SATA_PHY_TX_N) can remain unconnected. It is recommended not to

turn OFF the SATA_VPH supply while the SATA_VP supply is ON, as it may lead to excessive

PCIMX6QP4AVT2AB Datenblatt(PDF) 33 Page - NXP Semiconductors

PCIMX6QP4AVT2AB Datenblatt(HTML) 33 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL