Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

APR3/D Datenblatt(PDF) 16 Page - NXP Semiconductors

Teilenummer APR3/D
Bauteilbeschribung  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

APR3/D Datenblatt(HTML) 16 Page - NXP Semiconductors

Back Button APR3/D Datasheet HTML 12Page - NXP Semiconductors APR3/D Datasheet HTML 13Page - NXP Semiconductors APR3/D Datasheet HTML 14Page - NXP Semiconductors APR3/D Datasheet HTML 15Page - NXP Semiconductors APR3/D Datasheet HTML 16Page - NXP Semiconductors APR3/D Datasheet HTML 17Page - NXP Semiconductors APR3/D Datasheet HTML 18Page - NXP Semiconductors APR3/D Datasheet HTML 19Page - NXP Semiconductors APR3/D Datasheet HTML 20Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 101 page
background image
1-10
DSP56001A/D, Rev. 1
MOTOROLA
DSP56001A
Serial Communications Interface Port
SERIAL COMMUNICATIONS INTERFACE PORT
Table 1-10
Serial Communications Interface (SCI) Signals
Signal Name
Signal
Type
State
during
Reset
Signal Description
RXD
PC0
Input
Input or
Output
Tri-stated Receive Data (RXD)—This input receives byte-oriented data and
transfers the data to the SCI receive shift register. Input data can be
sampled on either the positive edge or on the negative edge of the
receive clock, depending on how the SCI control register is
programmed.
Port C GPIO 0 (PC0)
—This signal is a GPIO signal called PC0 when
the SCI RXD function is not being used.
After reset, the default state is GPIO input.
TXD
PC1
Output
Input or
Output
Tri-stated Transmit Data (TXD)—This output transmits serial data from the
SCI transmit shift register. In the default configuration, the data
changes on the positive clock edge and is valid on the negative clock
edge. The user can reverse this clock polarity by programming the
SCI control register appropriately.
Port C GPIO 1 (PC1)
—This signal is a GPIO signal called PC1 when
the SCI TXD function is not being used.
After reset, the default state is GPIO input.
SCLK
PC2
Input/
Output
Input or
Output
Tri-stated SCI Clock (SCLK)—This signal provides an input or output clock
from which the transmit/receive baud rate is derived in the
Asynchronous mode, and from which data is transferred in the
Synchronous mode. The direction and function of the signal is
defined by the RCM bit in the SCI Clock Control Register (SCCR).
Port C GPIO 2 (PC2)
—This signal is a GPIO signal called PC2 when
the SCI TCLK function is not being used.
After reset, the default state is GPIO input.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com