AD6654BBC datasheet(76/88 Pages) AD

76 / 88 page

AD6654

Rev. 0 | Page 76 of 88

Interrupt Enable Register <15:0>

<15>: AGC5 RSSI Update Enable Bit. When this bit is set, the

AGC5 RSSI update interrupt is enabled, allowing an interrupt

to be generated when the RSSI word is updated.

When this bit is cleared, an interrupt cannot be generated for

this event. Also, see the Interrupt Status Register <15:0> section.

<14>: AGC4 RSSI Update Enable Bit. Similar to Bit <15> for

the AGC4.

<13>: AGC3 RSSI Update Enable Bit. Similar to Bit <15> for

the AGC3.

<12>: AGC2 RSSI Update Enable Bit. Similar to Bit <15> for

the AGC2.

<11>: AGC1 RSSI Update Enable Bit. Similar to Bit <15> for

the AGC1.

<10>: AGC0 RSSI Update Enable Bit. Similar to Bit <15> for

the AGC0.

<9>: Channel 5 Data Ready Enable Bit. When this bit is set, the

Channel 5 data ready interrupt is enabled, allowing an interrupt

to be generated when Channel 5 BIST signature registers are

updated. When this bit is cleared, an interrupt cannot be

generated for this event.

<8>: Channel 4 Data Ready Enable Bit. Similar to Bit <9> for

Channel 4.

<7>: Channel 3 Data Ready Enable Bit. Similar to Bit <9> for

Channel 3.

<6>: Channel 2 Data Ready Enable Bit. Similar to Bit <9> for

Channel 2.

<5>: Channel 1 Data Ready Enable Bit. Similar to Bit <9> for

Channel 1.

<4>: Channel 0 Data Ready Enable Bit. Similar to Bit <9> for

Channel 0.

<3>: Reserved. This bit must be written with Logic 0.

<2>: ADC Port Power Monitoring Enable Bit. When this bit is

set to Logic 1, the ADC port power monitoring interrupt is

enabled, allowing an interrupt to be generated when ADC port

power monitoring registers are updated. When set to Logic 1,

the ADC port power monitoring interrupt is disabled.

<1>: Reserved. This bit must be written with Logic 0.

<0>: Reserved. This bit must be written with Logic 0.

INPUT PORT REGISTER MAP

ADC Input Control Register <27:0>

These bits are general control bits for the ADC input logic.

<27>: PN Active Bit. When this bit is set, the pseudorandom

number generator is active. When this bit is cleared, the PN

generator is disabled and the seed is set to its default value.

<26>: EXP Lock Bit. When this bit is set along with the PN

active bit, then the EXP signal for pseudorandom input is

locked to 000 (giving full-scale input). When this bit is cleared,

EXP bits for pseudorandom input are randomly generated input

data bits.

<25> Reserved. This bit must be written with Logic 0.

<24> Reserved. This bit must be written with Logic 0.

<23:20>: Channel 5 Cross Bar Mux Select Bits. These bits select

the source of input data for Channel 5. See Table 30.

Table 30. Input Data Source Selection

Cross Bar Mux Select Bits

Configuration

0010

ADC port drives input (real)

0100

PN sequence drives input (real)

<19>: Reserved. This bit must be written with Logic 0.

<18:16>: Channel 4 Cross Bar Mux Select Bits. Similar to bits

<22:20>, but for Channel 4.

<15>: Reserved. This bit must be written with Logic 0.

<14:12>: Channel 3 Cross Bar Mux Select Bits. Similar to

Bits <22:20> for Channel 3.

<11>: Reserved. This bit must be written with Logic 0.

<10:8>: Channel 2 Cross Bar Mux Select Bits. Similar to

Bits <22:20> for Channel 2.

<7>: Reserved. This bit must be written with Logic 0.

<6:4>: Channel 1 Cross Bar Mux Select Bits. Similar to

Bits <22:20> for Channel 1.

<3>: Reserved. This bit must be written with Logic 0.

<2:0>: Channel 0 Cross Bar Mux Select Bits. Similar to

Bits <22:20> for Channel 0.

ADC CLK Control Register <11:0>.

These bits control the ADC clocks and internal PLL clock.

<11>: Reserved. This bit must be written with Logic 0.

AD6654BBC Datenblatt(PDF) 76 Page - Analog Devices

AD6654BBC Datenblatt(HTML) 76 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datenblatt Download

Link URL