AD9705BCPZ datasheet(9/52 Pages) AD

9 / 52 page

AD9704/AD9705/AD9706/AD9707

Rev. 0 | Page 9 of 52

DIGITAL SPECIFICATIONS (1.8 V)

TMIN to TMAX, AVDD = 1.8 V, DVDD = 1.8 V, CLKVDD = 1.8 V, IOUTFS = 1 mA, unless otherwise noted.

Table 6.

AD9707

AD9706

AD9705

AD9704

Parameter

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Unit

DIGITAL INPUTS1

Logic 1 Voltage

1.2

1.8

1.2

1.8

1.2

1.8

1.2

1.8

Logic 0 Voltage

0.5

Logic 1 Current

−

+10

−

+10

−

+10

−

+10

μA

Logic 0 Current

+10

μA

Input Capacitance

Input Setup Time (tS)

2.4

Input Hold Time (tH)

0.4

Latch Pulsewidth (tLPW)

6.2

CLK INPUTS2

Input Voltage Range

1.8

Common-Mode Voltage

0.4

0.9

1.3

0.4

0.9

1.3

0.4

0.9

1.3

0.4

0.9

1.3

Differential Voltage

0.5

1.5

0.5

1.5

0.5

1.5

0.5

1.5

1 Includes CLK+ pin in single-ended clock input mode.

2 Applicable to CLK+ input and CLK– input when configured for differential clock input mode.

TIMING DIAGRAM

DBO TO DB13

CLOCK

IOUTA

IOUTB

0.1%

tLPW

tST

tPD

Figure 2. Timing Diagram

AD9705BCPZ Datenblatt(PDF) 9 Page - Analog Devices

AD9705BCPZ Datenblatt(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datenblatt Download

Link URL