WM8569SEDSSLASHV datasheet(19/36 Pages) WOLFSON

19 / 36 page

Production Data

WM8569

PD Rev 4.0 June 2006

RIGHT JUSTIFIED MODE

In right justified mode, the LSB of DIN is sampled by the WM8569 on the rising edge of DACBCLK

preceding a DACLRC transition. The LSB of the ADC data is output on DOUT and changes on the

falling edge of ADCBCLK preceding a ADCLRC transition and may be sampled on the rising edge of

ADCBCLK. LRC are high during the left samples and low during the right samples (Figure 14).

LEFT CHANNEL

RIGHT CHANNEL

DACLRC/

ADCLRC

DACBCLK/

ADCBCLK

DIN1/2/3/

DOUT

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

Figure 14 Right Justified Mode Timing Diagram

2S MODE

In I

2S mode, the MSB of DIN is sampled by the WM8569 on the second rising edge of DACBCLK

following a DACLRC transition. The MSB of the ADC data is output on DOUT and changes on the

first falling edge of ADCBCLK following an ADCLRC transition and may be sampled on the rising

edge of ADCBCLK. LRC are low during the left samples and high during the right samples.

LEFT CHANNEL

RIGHT CHANNEL

DACLRC/

ADCLRC

DACBCLK/

ADCBCLK

DIN1/2/3/

DOUT

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

1 BCLK

Figure 15 I

2S Mode Timing Diagram

DSP MODE A

In DSP mode A, the MSB of DAC left channel data is sampled by the WM8569 on the second rising

edge on DACBCLK following a DACLRC rising edge. DAC right channel follows DAC left channel

(Figure 16).

Figure 16 DSP Mode A Timing Diagram – DAC Data Input

WM8569SEDS/V Datenblatt(PDF) 19 Page - Wolfson Microelectronics plc

WM8569SEDS/V Datenblatt(HTML) 19 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datenblatt Download

Link URL