Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

COM20022I Datenblatt(PDF) 60 Page - SMSC Corporation

Teilenummer COM20022I
Bauteilbeschribung  10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Board RAM
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

COM20022I Datenblatt(HTML) 60 Page - SMSC Corporation

Back Button COM20022I_06 Datasheet HTML 56Page - SMSC Corporation COM20022I_06 Datasheet HTML 57Page - SMSC Corporation COM20022I_06 Datasheet HTML 58Page - SMSC Corporation COM20022I_06 Datasheet HTML 59Page - SMSC Corporation COM20022I_06 Datasheet HTML 60Page - SMSC Corporation COM20022I_06 Datasheet HTML 61Page - SMSC Corporation COM20022I_06 Datasheet HTML 62Page - SMSC Corporation COM20022I_06 Datasheet HTML 63Page - SMSC Corporation COM20022I_06 Datasheet HTML 64Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 82 page
background image
10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Board RAM
Datasheet
Revision 02-27-06
Page 60
SMSC COM20022I
DATASHEET
Figure 8.2
- Multiplexed Bus, 80XX-Like Control Signals; Read Cycle
ALE High Width
ALE Low Width
nRD Low Width
nRD High Width
nWR
to nRD Low
nIOCS16 Hold Delay from ALE Low
nIOCS16 Output Delay from ALE Low
AD0-AD2,
VALID
nCS
t1
t3
t8
ALE
VALID DATA
t2,
t6
t5
t4
t7
D3-D15
nRD
t9
t10
nWR
t13
t11
t12
nIOCS16
Previous Value
Invalid
Valid Value
t15
t14
Note 3
Note 2
Parameter
min
max
units
t1
t2
t3
t4
t5
t6
t7
t8
t9
t10
t11
t12
t13
t14
t15
Address Setup to ALE Low
Address Hold from ALE Low
nCS Setup to ALE Low
nCS Hold from ALE Low
ALE Low to nRD Low
nRD Low to Valid Data
nRD High to Data High Impedance
Cycle Time (nRD Low to Next Time Low)
20
10
10
10
15
0
4TARB
*
40
20
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
MUST BE: BUSTMG pin = HIGH and RBUSTMG bit = 0
20
20
60
20
20
0
40
The Microcontroller typically accesses the COM20022 on every other cycle.
Therefore, the cycle time specified in the microcontroller's datasheet
should be doubled when considering back-to-back COM20022 cycles.
Note 1:
TARB is the Arbitration Clock Period
TARB is identical to Topr if SLOW ARB = 0
*
TARB is twice Topr if SLOW ARB = 1
Topr is the period of operation clock. It depends on CKUP1 and CKUP0 bits
Note 2: Read cycle for Address Pointer Low/High Registers occurring after a read from
Data Register requires a minimum of 5TARB from the trailing edge of nRD to the
leading edge of the next nRD.
Notes 2 and 3 are applied to an access to Data Register by DMA transfer.
Note 3: Read cycle for Address Pointer Low/High Registers occurring after a write to
Data Register requires a minimum of 5TARB from the trailing edge of nWR to the
leading edge of nRD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com