Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

IA88C00-PDW48I-R Datenblatt(PDF) 18 Page - InnovASIC, Inc

Teilenummer IA88C00-PDW48I-R
Bauteilbeschribung  Microcontroller
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  INNOVASIC [InnovASIC, Inc]
Direct Link  http://www.innovasic.com
Logo INNOVASIC - InnovASIC, Inc

IA88C00-PDW48I-R Datenblatt(HTML) 18 Page - InnovASIC, Inc

Back Button IA88C00-PDW48I-R Datasheet HTML 14Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 15Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 16Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 17Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 18Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 19Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 20Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 21Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 22Page - InnovASIC, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 80 page
background image
IA88C00
Data Sheet
Microcontroller
As of Production Version -01
Copyright © 2005
ENG 21 0 050519-00
www.Innovasic
Innovasic.com
Innovasic Semiconductor
Page 18 of 80
1.888.824.4184
236
EC
Bank 0
URC
UART Receive Control
237
ED
Bank 0
UIE
UART Interrupt Enable
238
EE
Bank 0
UTI
Transmit Interrupt Register
239
EF
Bank 0
UIO
UART Data
240
F0
Bank 0
POM
Port 0 Mode
Bank 1
DCH
DMA Count, bits 8-15
241
F1
Bank 0
PM
Port Mode Register
Bank 0
DCL
DMA Count, bits 0-7
244
F4
Bank 0
H0C
Handshake Channel 0 Control
245
F5
Bank 0
H1C
Handshake Channel 1 Control
246
F6
Bank 0
P4D
Port 4 Direction
247
F7
Bank 0
P4OD
Port 4 Open Drain
248
F8
Bank 0
P2AM
Port 2/3 A Mode
Bank 1
UBGH
UART Baud Rate Generator, bits 8-15
249
F9
Bank 0
P2BM
Port 2/3 B Mode
Bank 1
UBGL
UART Baud Rate Generator, bits 0-7
250
FA
Bank 0
P2CM
Port 2/3 C Mode
Bank 1
UMA
UART Mode A
251
FB
Bank 0
P2DM
Port 2/3 D Mode
Bank 1
UMB
UART Mode B
252
FC
Bank 0
P2AIP
Port 2/3 A Interrupt Pending
253
FD
Bank 0
P2BIP
Port 2/3 B Interrupt Pending
254
FE
Bank 0
EMT
External Memory Timing
Bank 1
WUMCH
Wake-up Match Register
255
FF
Bank 0
IPR
Interrupt Priority Register
Bank 0
WUMSK
Wake-up Mask Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com